產品詳細資料

Configuration 4:1 Number of channels 2 Power supply voltage - single (V) 3.3, 5, 12, 16, 20 Power supply voltage - dual (V) +/-10, +/-2.5, +/-5 Protocols Analog Ron (typ) (Ω) 125 CON (typ) (pF) 18 ON-state leakage current (max) (µA) 0.3 Supply current (typ) (µA) 0.04 Bandwidth (MHz) 25 Operating temperature range (°C) -55 to 125 Features Break-before-make Input/output continuous current (max) (mA) 10 Rating Military Drain supply voltage (max) (V) 20 Supply voltage (max) (V) 20 Negative rail supply voltage (max) (V) 0
Configuration 4:1 Number of channels 2 Power supply voltage - single (V) 3.3, 5, 12, 16, 20 Power supply voltage - dual (V) +/-10, +/-2.5, +/-5 Protocols Analog Ron (typ) (Ω) 125 CON (typ) (pF) 18 ON-state leakage current (max) (µA) 0.3 Supply current (typ) (µA) 0.04 Bandwidth (MHz) 25 Operating temperature range (°C) -55 to 125 Features Break-before-make Input/output continuous current (max) (mA) 10 Rating Military Drain supply voltage (max) (V) 20 Supply voltage (max) (V) 20 Negative rail supply voltage (max) (V) 0
CDIP (J) 16 135.3552 mm² 19.56 x 6.92
  • Wide range of digital and analog signal levels:
    • Digital: 3 V to 20 V
    • Analog: ≤ 20 V P-P
  • Low ON resistance, 125 Ω (typical) over 15 V P-P signal input range for V DD – V EE = 18 V
  • High OFF resistance, channel leakage of ±100 pA (typical) at V DD – V EE = 18 V
  • Logic-level conversion for digital addressing signals of 3 V to 20 V (V DD – V SS = 3 V to 20 V) to switch analog signals to 20 V P-P (V DD – V EE = 20 V) matched switch characteristics, r ON = 5 Ω (typical) for V DD – V EE = 15 V very low quiescent power dissipation under all digital-control input and supply conditions, 0.2 µW (typical) at V DD – V SS = V DD – V EE = 10 V
  • Binary address decoding on chip
  • 5 V, 10 V, and 15 V parametric ratings
  • 100% tested for quiescent current at 20 V
  • Maximum input current of 1 µA at 18 V over full package temperature range, 100 nA at 18 V and 25°C
  • Break-before-make switching eliminates channel overlap
  • Wide range of digital and analog signal levels:
    • Digital: 3 V to 20 V
    • Analog: ≤ 20 V P-P
  • Low ON resistance, 125 Ω (typical) over 15 V P-P signal input range for V DD – V EE = 18 V
  • High OFF resistance, channel leakage of ±100 pA (typical) at V DD – V EE = 18 V
  • Logic-level conversion for digital addressing signals of 3 V to 20 V (V DD – V SS = 3 V to 20 V) to switch analog signals to 20 V P-P (V DD – V EE = 20 V) matched switch characteristics, r ON = 5 Ω (typical) for V DD – V EE = 15 V very low quiescent power dissipation under all digital-control input and supply conditions, 0.2 µW (typical) at V DD – V SS = V DD – V EE = 10 V
  • Binary address decoding on chip
  • 5 V, 10 V, and 15 V parametric ratings
  • 100% tested for quiescent current at 20 V
  • Maximum input current of 1 µA at 18 V over full package temperature range, 100 nA at 18 V and 25°C
  • Break-before-make switching eliminates channel overlap

The CD405xB analog multiplexers and demultiplexers are digitally-controlled analog switches having low ON impedance and very low OFF leakage current. These multiplexer circuits dissipate extremely low quiescent power over the full V DD – V SS and V DD – V EE supply-voltage ranges, independent of the logic state of the control signals.

The CD405xB analog multiplexers and demultiplexers are digitally-controlled analog switches having low ON impedance and very low OFF leakage current. These multiplexer circuits dissipate extremely low quiescent power over the full V DD – V SS and V DD – V EE supply-voltage ranges, independent of the logic state of the control signals.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
具備升級功能,可直接投入使用替代所比較的產品
CD4052B 現行 20-V、4:1、2 通道通用型多工器 Commercial version

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 11
類型 標題 日期
* Data sheet CD405xB CMOS Single 8-Channel Analog Multiplexer or DemultiplexerWith Logic-Level Conversion datasheet (Rev. L) PDF | HTML 2023年 9月 5日
* SMD CD4052B-MIL SMD 7901502EA 2016年 6月 21日
White paper Understanding Functional Safety FIT Base Failure Rate Estimates per IEC 62380 and SN 29500 (Rev. A) PDF | HTML 2024年 4月 30日
Application note Selecting the Correct Texas Instruments Signal Switch (Rev. E) PDF | HTML 2022年 6月 2日
Application note Multiplexers and Signal Switches Glossary (Rev. B) PDF | HTML 2021年 12月 1日
Selection guide Logic Guide (Rev. AB) 2017年 6月 12日
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015年 12月 2日
User guide LOGIC Pocket Data Book (Rev. B) 2007年 1月 16日
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 2004年 7月 8日
User guide Signal Switch Data Book (Rev. A) 2003年 11月 14日
Application note Understanding Buffered and Unbuffered CD4xxxB Series Device Characteristics 2001年 12月 3日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

封裝 針腳 CAD 符號、佔位空間與 3D 模型
CDIP (J) 16 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片