SN54F74

現行

具有清除和預設功能的二路正緣觸發 D 型正反器

立即訂購

產品規格表

document-pdfAcrobat Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear And Preset datasheet (Rev. A) (英文)

SN54F74

現行

產品規格表

立即訂購

產品詳細資料

Number of channels

2

Technology family

F

Supply voltage (min) (V)

4.5

Supply voltage (max) (V)

5.5

Input type

Bipolar

Output type

Push-Pull

Clock frequency (max) (MHz)

80

IOL (max) (mA)

20

IOH (max) (mA)

-1

Supply current (max) (µA)

16000

Features

Very high speed (tpd 5-10ns)

Operating temperature range (°C)

-55 to 125

Rating

Military

Number of channels

2

Technology family

F

Supply voltage (min) (V)

4.5

Supply voltage (max) (V)

5.5

Input type

Bipolar

Output type

Push-Pull

Clock frequency (max) (MHz)

80

IOL (max) (mA)

20

IOH (max) (mA)

-1

Supply current (max) (µA)

16000

Features

Very high speed (tpd 5-10ns)

Operating temperature range (°C)

-55 to 125

Rating

Military

CDIP (J)

14

130.4652 mm² 19.56 x 6.67

CFP (W)

14

58.023 mm² 9.21 x 6.3

LCCC (FK)

20

79.0321 mm² 8.89 x 8.89

Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

These devices contain two independent positive-edge-triggered D-type flip-flops. A low level at the preset () or clear () inputs sets or resets the outputs regardless of the levels of the other inputs. When and are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.

The SN54F74 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F74 is characterized for operation from 0°C to 70°C.

The output levels are not guaranteed to meet the minimum levels for V_OH. Furthermore, this configuration is nonstable; that is, it will not persist when or returns to its inactive (high) level.

These devices contain two independent positive-edge-triggered D-type flip-flops. A low level at the preset () or clear () inputs sets or resets the outputs regardless of the levels of the other inputs. When and are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs.

The SN54F74 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F74 is characterized for operation from 0°C to 70°C.

The output levels are not guaranteed to meet the minimum levels for V_OH. Furthermore, this configuration is nonstable; that is, it will not persist when or returns to its inactive (high) level.

filter

尋找其它 D 型正反器

下載