SN54LVC646A-SP
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max tpd of 7.4 ns at 3.3 V
- Typical VOLP (Output Ground Bounce)
<0.8 at VCC = 3.3 V, TA = 25°C - Typical VOHV (Output VOH Undershoot)
>2 V at VCC = 3.3 V, TA = 25°C - Supports Mixed-Mode Signal Operation on All Ports
(5-V Input/Output Voltage With 3.3-V VCC) - Ioff Supports Partial Power-Down-Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- Rad Tolerant: 50kRad (Si) TID(1)
- TID Dose Rate 0.10 rad/s
- QML-V Qualified, SMD 5962-97626
(1)Radiation tolerance is a typical value based upon initial device qualification. Radiation Lot Acceptance Testing is available – contact factory for details.
The SN54LVC646A octal bus transceiver and register is designed for 2.7-V to 3.6-V VCC operation.
This device consists of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 shows the four fundamental bus-management functions that are performed with the SN54LVC646A device.
Output-enable (OE) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port is stored in either register or in both.
The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when OE is low. In the isolation mode (OE high), A data is stored in one register and B data can be stored in the other register.
When an output function is disabled, the input function still is enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | Rad-Tolerant Class V Octal Bus Transceiver and Register With 3-State Outputs datasheet | 2008/10/13 | |||
| * | SMD | SN54LVC646A-SP SMD 5962-97626 | 2016/7/8 | |||
| 選擇指南 | TI Space Products (Rev. L) | 2026/3/27 | ||||
| Application brief | DLA Approved Optimizations for QML Products (Rev. C) | PDF | HTML | 2025/6/17 | |||
| 應用說明 | Heavy Ion Orbital Environment Single-Event Effects Estimations (Rev. B) | PDF | HTML | 2025/6/10 | |||
| 更多文件說明 | TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. B) | 2025/2/20 | ||||
| 應用說明 | Single-Event Effects Confidence Interval Calculations (Rev. A) | PDF | HTML | 2022/10/19 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| CFP (W) | 24 | Ultra Librarian |