產品詳細資料

Technology family SCxT Number of channels 8 Operating temperature range (°C) -40 to 125 Rating Space
Technology family SCxT Number of channels 8 Operating temperature range (°C) -40 to 125 Rating Space
TSSOP (PW) 16 32 mm² 5 x 6.4
  • VID TBD
  • Radiation Tolerant:
    • Single Event Latch-Up (SEL) immune up to 43MeV-cm2/mg at 125°C
    • Total Ionizing Does (TID) Radiation Lot Acceptance Testing (RLAT) for every wafer lot up to 30 krad(Si)
    • Single Event Transient (SET) characterized up to LET = 43MeV-cm2/mg
  • Wide operating range of 1.2 V to 5.5 V

  • Single-supply voltage translator:

    • Up translation:
      • 1.2 V to 1.8 V
      • 1.5 V to 2.5 V
      • 1.8 V to 3.3 V
      • 3.3 V to 5.0V
    • Down translation:
      • 5.0V, 3.3 V, 2.5 V to 1.8 V
      • 5.0V, 3.3 V to 2.5 V
      • 5.0V to 3.3 V
  • 5.5-V tolerant input pins
  • Supports standard pinouts
  • Up to 150Mbps with 5-V or 3.3-V VCC
  • Latch-up performance exceeds 250mA per JESD 17
  • Space Enhanced Plastic:
    • Controlled baseline
    • Au bondwire and NiPdAu lead finish
    • Meets NASA ASTM E595 outgassing specification
    • One fabrication, assembly, and test site
    • Extended product life cycle
    • Product traceability
  • VID TBD
  • Radiation Tolerant:
    • Single Event Latch-Up (SEL) immune up to 43MeV-cm2/mg at 125°C
    • Total Ionizing Does (TID) Radiation Lot Acceptance Testing (RLAT) for every wafer lot up to 30 krad(Si)
    • Single Event Transient (SET) characterized up to LET = 43MeV-cm2/mg
  • Wide operating range of 1.2 V to 5.5 V

  • Single-supply voltage translator:

    • Up translation:
      • 1.2 V to 1.8 V
      • 1.5 V to 2.5 V
      • 1.8 V to 3.3 V
      • 3.3 V to 5.0V
    • Down translation:
      • 5.0V, 3.3 V, 2.5 V to 1.8 V
      • 5.0V, 3.3 V to 2.5 V
      • 5.0V to 3.3 V
  • 5.5-V tolerant input pins
  • Supports standard pinouts
  • Up to 150Mbps with 5-V or 3.3-V VCC
  • Latch-up performance exceeds 250mA per JESD 17
  • Space Enhanced Plastic:
    • Controlled baseline
    • Au bondwire and NiPdAu lead finish
    • Meets NASA ASTM E595 outgassing specification
    • One fabrication, assembly, and test site
    • Extended product life cycle
    • Product traceability

The SN54SC8T138-SEP is a three to eight decoder with one standard output strobe (G2) and two active low output strobes (G1 and G0). When the outputs are gated by any of the strobe inputs, they are all forced into the high state. When the outputs are not disabled by the strobe inputs, only the selected output is low while all others are high. The output level is referenced to the supply voltage (VCC) and supports 1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.

The input is designed with a lower threshold circuit to support up translation for lower voltage CMOS inputs (for example, 1.2 V input to 1.8 V output or 1.8 V input to 3.3 V output). In addition, the 5-V tolerant input pins enable down translation (for example, 3.3 V to 2.5 V output).

The SN54SC8T138-SEP is a three to eight decoder with one standard output strobe (G2) and two active low output strobes (G1 and G0). When the outputs are gated by any of the strobe inputs, they are all forced into the high state. When the outputs are not disabled by the strobe inputs, only the selected output is low while all others are high. The output level is referenced to the supply voltage (VCC) and supports 1.8-V, 2.5-V, 3.3-V, and 5-V CMOS levels.

The input is designed with a lower threshold circuit to support up translation for lower voltage CMOS inputs (for example, 1.2 V input to 1.8 V output or 1.8 V input to 3.3 V output). In addition, the 5-V tolerant input pins enable down translation (for example, 3.3 V to 2.5 V output).

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet SN54SC8T138-SEP Radiation Tolerant, 3-line to 8-line Decoder/Demultiplexer With Logic Level Shifter datasheet PDF | HTML 2024年 3月 11日
White paper Understanding Functional Safety FIT Base Failure Rate Estimates per IEC 62380 and SN 29500 (Rev. A) PDF | HTML 2024年 4月 30日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

14-24-LOGIC-EVM — 適用於 14 針腳至 24 針腳 D、DB、DGV、DW、DYY、NS 和 PW 封裝的邏輯產品通用評估模組

14-24-LOGIC-EVM 評估模組 (EVM) 設計用於支援任何 14 針腳至 24 針腳 D、DW、DB、NS、PW、DYY 或 DGV 封裝的任何邏輯裝置。

使用指南: PDF | HTML
TI.com 無法提供
開發板

14-24-NL-LOGIC-EVM — 適用於 14 針腳至 24 針腳無引線封裝的邏輯產品通用評估模組

14-24-NL-LOGIC-EVM 是一款靈活的評估模組 (EVM),設計用途可支援任何具有 14 針腳至 24 針腳 BQA、BQB、RGY、RSV、RJW 或 RHL 封裝的邏輯或轉換裝置。

使用指南: PDF | HTML
TI.com 無法提供
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TSSOP (PW) 16 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中持續性的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片