SN74AVC4T234
- Wide operating VCC range of 0.9 V to 3.6 V
- 3.6-V I/O Tolerant to support mixed-mode signal operation
- Max tpd of 3.7 ns at 3.3 V
- Balanced propagation delays: tPLH = tPHL
- Low static-power consumption, 5-µA Max ICC
- Outputs disabled if either VCC goes to 0V
- ±3-mA Output drive at 1.8 V
- 26-Ω series resistor on A-side outputs
- Ioff supports partial power-down-mode operation
- Input hysteresis allows slow input transition and better switching noise immunity at input
- Maximum data rates
- 380 Mbps (1.8-V to 3.3-V translation)
- 200 Mbps (<1.8-V to 3.3-V translation)
- 200 Mbps (translate to 2.5 V or 1.8 V)
- 150 Mbps (translate to 1.5 V)
- 100 Mbps (translate to 1.2 V)
- Latch-up performance exceeds 100 mA Per JESD 78, Class II
- ESD protection exceeds JESD 22
- 2000-V human-body model (A114-A)
- 500-V charged-device model (C101)
This 4-bit non-inverting bus transceiver uses two separate configurable power-supply rails to enable asynchronous communication between B-port inputs and A-port outputs. The A port is designed to track VCCA while the B port is designed to track VCCB. Both VCCA and VCCB are configurable from 0.9 V to 3.6 V.
The SN74AVC4T234 solution offers the industry’s low-power needs in battery-powered portable applications by ensuring both a very low static and dynamic power consumption across the entire VCC range of 0.9 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
The VCC isolation feature ensures that if either VCC input is at GND, then A-side ports are in the high-impedance state.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | SN74AVC4T234 4-Bit Dual-Supply Bus Transceiver With Config Voltage Translation datasheet (Rev. B) | 2020/7/1 | |||
| 應用說明 | Schematic Checklist - A Guide to Designing With Fixed or Direction Control Translators | PDF | HTML | 2024/10/2 | |||
| 應用說明 | Schematic Checklist - A Guide to Designing with Auto-Bidirectional Translators | PDF | HTML | 2024/7/12 | |||
| 應用說明 | Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) | PDF | HTML | 2024/7/3 | |||
| 選擇指南 | Voltage Translation Buying Guide (Rev. A) | 2021/4/15 | ||||
| 更多文件說明 | Voltage-Level Translation Guide (Rev. H) | 2015/8/31 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| NFBGA (ZWA) | 11 | Ultra Librarian |