首頁 時鐘與計時 時鐘緩衝器
首頁
時鐘與計時
時鐘緩衝器

SN74SSQEA32882

現行

具地址奇偶測試且與 JEDEC SSTE32882 相符的 810-MHz、28 位元至 56 位元暫存緩衝器

立即訂購
產品規格表

SN74SSQEA32882

現行
產品規格表 立即訂購

產品詳細資料

Function Memory interface Additive RMS jitter (typ) (fs) 40 Output frequency (max) (MHz) 810 Number of outputs 60 Output supply voltage (V) 1.35 Core supply voltage (V) 1.35 Features DDR3 register Operating temperature range (°C) 0 to 85 Rating Catalog Output type CMOS Input type CMOS
Function Memory interface Additive RMS jitter (typ) (fs) 40 Output frequency (max) (MHz) 810 Number of outputs 60 Output supply voltage (V) 1.35 Core supply voltage (V) 1.35 Features DDR3 register Operating temperature range (°C) 0 to 85 Rating Catalog Output type CMOS Input type CMOS
NFBGA (ZAL) 176 108 mm² 13.5 x 8
  • JEDEC SSTE32882 Compliant
  • 1-to-2 Register Outputs and 1-to-4 Clock Pair Outputs Support
    Stacked DDR3 RDIMMs
  • CKE Powerdown Mode for Optimized System Power Consumption
  • 1.5V/1.35V Phase Lock Loop Clock Driver for Buffering One
    Differential Clock Pair (CK and CK) and Distributing
    to Four Differential Outputs
  • 1.5V/1.35V CMOS Inputs
  • Checks Parity on Command and Address (CS-Gated) Data Inputs
  • Configurable Driver Strength
  • Uses Internal Feedback Loop
  • APPLICATIONS
    • DDR3 Registered DIMMs up to DDR3-1600
    • DDR3L Registered DIMMs up to DDR3L-1333
    • Single-, Dual- and Quad-Rank RDIMM
  • JEDEC SSTE32882 Compliant
  • 1-to-2 Register Outputs and 1-to-4 Clock Pair Outputs Support
    Stacked DDR3 RDIMMs
  • CKE Powerdown Mode for Optimized System Power Consumption
  • 1.5V/1.35V Phase Lock Loop Clock Driver for Buffering One
    Differential Clock Pair (CK and CK) and Distributing
    to Four Differential Outputs
  • 1.5V/1.35V CMOS Inputs
  • Checks Parity on Command and Address (CS-Gated) Data Inputs
  • Configurable Driver Strength
  • Uses Internal Feedback Loop
  • APPLICATIONS
    • DDR3 Registered DIMMs up to DDR3-1600
    • DDR3L Registered DIMMs up to DDR3L-1333
    • Single-, Dual- and Quad-Rank RDIMM

This JEDEC SSTE32882-compliant, 28-bit 1:2 or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity is designed for operation on DDR3 registered DIMMs with VDD of 1.5 V and on DDR3L registered DIMMs with VDD of 1.35 V.

All inputs are 1.5 V and 1.35 V CMOS compatible. All outputs are CMOS drivers optimized to drive DRAM signals on terminated traces in DDR3 RDIMM applications. The clock outputs Yn and Yn and control net outputs DxCKEn, DxCSn and DxODTn can be driven with a different strength and skew to optimize signal integrity, compensate for different loading and equalize signal travel speed.

The SN74SSQEA32882 has two basic modes of operation associated with the Quad Chip Select Enable (QCSEN) input. When the QCSEN input pin is open (or pulled high), the component has two chip select inputs, DCS0 and DCS1, and two copies of each chip select output, QACS0, QACS1, QBCS0 and QBCS1. This is the "QuadCS disabled" mode. When the QCSEN input pin is pulled low, the component has four chip select inputs DCS[3:0], and four chip select outputs, QCS[3:0]. This is the "QuadCS enabled" mode. Through the remainder of this specification, DCS[n:0] will indicate all of the chip select inputs, where n=1 for QuadCS disabled, and n=3 for QuadCS enabled. QxCS[n:0] will indicate all of the chip select outputs.

The device also supports a mode where a single device can be mounted on the back side of a DIMM. If MIRROR=HIGH, Input Bus Termination (IBT) has to stay enabled for all input signals in this case.

The SN74SSQEA32882 operates from a differential clock (CK and CK). Data are registered at the crossing of CK going HIGH, and CK going LOW. This data could be either re-driven to the outputs or it could be used to access device internal control registers.

The input bus data integrity is protected by a parity function. All address and command input signals are added up and the last bit of the sum is compared to the parity signal delivered by the system at the input PAR_IN one clock cycle later. If they do not match the device pulls the open drain output ERROUT LOW. The control signals (DCKE0, DCKE1, DODT0, DODT1, DCS[n:0]) are not part of this computation.

The SN74SSQEA32882 implements different power saving mechanisms to reduce thermal power dissipation and to support system power down states. By disabling unused outputs the power consumption is further reduced.

The package is optimized to support high density DIMMs. By aligning input and output positions towards DIMM finger signal ordering and SDRAM ballout the device de-scrambles the DIMM traces allowing low cross talk design with low interconnect latency.

Edge controlled outputs reduce ringing and improve signal eye opening at the SDRAM inputs.

This JEDEC SSTE32882-compliant, 28-bit 1:2 or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity is designed for operation on DDR3 registered DIMMs with VDD of 1.5 V and on DDR3L registered DIMMs with VDD of 1.35 V.

All inputs are 1.5 V and 1.35 V CMOS compatible. All outputs are CMOS drivers optimized to drive DRAM signals on terminated traces in DDR3 RDIMM applications. The clock outputs Yn and Yn and control net outputs DxCKEn, DxCSn and DxODTn can be driven with a different strength and skew to optimize signal integrity, compensate for different loading and equalize signal travel speed.

The SN74SSQEA32882 has two basic modes of operation associated with the Quad Chip Select Enable (QCSEN) input. When the QCSEN input pin is open (or pulled high), the component has two chip select inputs, DCS0 and DCS1, and two copies of each chip select output, QACS0, QACS1, QBCS0 and QBCS1. This is the "QuadCS disabled" mode. When the QCSEN input pin is pulled low, the component has four chip select inputs DCS[3:0], and four chip select outputs, QCS[3:0]. This is the "QuadCS enabled" mode. Through the remainder of this specification, DCS[n:0] will indicate all of the chip select inputs, where n=1 for QuadCS disabled, and n=3 for QuadCS enabled. QxCS[n:0] will indicate all of the chip select outputs.

The device also supports a mode where a single device can be mounted on the back side of a DIMM. If MIRROR=HIGH, Input Bus Termination (IBT) has to stay enabled for all input signals in this case.

The SN74SSQEA32882 operates from a differential clock (CK and CK). Data are registered at the crossing of CK going HIGH, and CK going LOW. This data could be either re-driven to the outputs or it could be used to access device internal control registers.

The input bus data integrity is protected by a parity function. All address and command input signals are added up and the last bit of the sum is compared to the parity signal delivered by the system at the input PAR_IN one clock cycle later. If they do not match the device pulls the open drain output ERROUT LOW. The control signals (DCKE0, DCKE1, DODT0, DODT1, DCS[n:0]) are not part of this computation.

The SN74SSQEA32882 implements different power saving mechanisms to reduce thermal power dissipation and to support system power down states. By disabling unused outputs the power consumption is further reduced.

The package is optimized to support high density DIMMs. By aligning input and output positions towards DIMM finger signal ordering and SDRAM ballout the device de-scrambles the DIMM traces allowing low cross talk design with low interconnect latency.

Edge controlled outputs reduce ringing and improve signal eye opening at the SDRAM inputs.
open-in-new 尋找其它 時鐘緩衝器
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 8
類型 標題 日期
* Data sheet SSQEA32882 DDR3 Register datasheet (Rev. B) 2010年 9月 21日
Application note Semiconductor and IC Package Thermal Metrics (Rev. D) PDF | HTML 2024年 3月 25日
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 2015年 12月 2日
Application note Recommendation for Register-Related SPD Settings on DDR3 RDIMM (Rev. B) 2013年 7月 26日
Application note Programmable Yn Clock Phase Shift w/SN74SSQEA32882 DDR3 Register 2010年 1月 11日
Application note DDR3 Register Input Bus Termination Measurement 2009年 11月 16日
Application note CMR Programming for DDR3 Registers 2009年 6月 25日
Application note Overview of JEDEC RawCards for DDR3 RDIMM 2008年 9月 19日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
封裝 引腳 下載
NFBGA (ZAL) 176 檢視選項
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片