產品詳細資料

Resolution (Bits) 10 Sample rate (Msps) 25 Gain (min) (dB) 0 Gain (max) (dB) 36 Pd (typ) (mW) 90 Operating temperature range (°C) -20 to 75 Output data format CMOS Parallel Rating Catalog
Resolution (Bits) 10 Sample rate (Msps) 25 Gain (min) (dB) 0 Gain (max) (dB) 36 Pd (typ) (mW) 90 Operating temperature range (°C) -20 to 75 Output data format CMOS Parallel Rating Catalog
TQFP (PFB) 48 81 mm² (9 mm × 9 mm)
  • 10-Bit, 25-MSPS, Analog-to-Digital Converter (ADC)
  • Single Power Supply Operation, 2.7 V to 3.3 V
  • Low Power: 95 mW at 2.7 V, Power-Down Mode: 1 mW
  • Full-Channel Differential-Nonlinearity Error:
       <±0.5 LSB Typical
  • Full-Channel Intergral-Nonlinearity Error:
       <±1.5 LSB Typical
  • Dual Input Modes: CCD and Video
  • Programmable-Gain Amplifier (PGA) With 0-dB to 36-dB Gain Range (0.047 dB/Step) for CCD Mode, 0-dB to 12-dB Gain Range (0.047 dB/Step) for Video Mode
  • Serial Interface for Register Configuration
  • Programmable Black-Level and Offset Calibration
  • Analog Gain Implementation With Specified No Missing Code, Even At High Gains
  • Additional Digital-to-Analog Converters (DACs) for External Analog Setting
  • Internal Reference Voltages
  • Programmable Internal-Timing Signal Delays
  • 48-Terminal TQFP Package
  • applications
    • Digital Still Camera
    • Digital Camcorder
    • Digital Video Camera

  • 10-Bit, 25-MSPS, Analog-to-Digital Converter (ADC)
  • Single Power Supply Operation, 2.7 V to 3.3 V
  • Low Power: 95 mW at 2.7 V, Power-Down Mode: 1 mW
  • Full-Channel Differential-Nonlinearity Error:
       <±0.5 LSB Typical
  • Full-Channel Intergral-Nonlinearity Error:
       <±1.5 LSB Typical
  • Dual Input Modes: CCD and Video
  • Programmable-Gain Amplifier (PGA) With 0-dB to 36-dB Gain Range (0.047 dB/Step) for CCD Mode, 0-dB to 12-dB Gain Range (0.047 dB/Step) for Video Mode
  • Serial Interface for Register Configuration
  • Programmable Black-Level and Offset Calibration
  • Analog Gain Implementation With Specified No Missing Code, Even At High Gains
  • Additional Digital-to-Analog Converters (DACs) for External Analog Setting
  • Internal Reference Voltages
  • Programmable Internal-Timing Signal Delays
  • 48-Terminal TQFP Package
  • applications
    • Digital Still Camera
    • Digital Camcorder
    • Digital Video Camera

The VSP1021 device is a highly-integrated monolithic analog-signal processor/digitizer designed to interface the area charge-coupled-device (CCD) sensors in digital-camera and camcorder applications. The VSP1021 device performs all the analog processing functions necessary to maximize the dynamic range, corrects various errors associated with the CCD sensor, and then digitizes the results with an on-chip, high-speed ADC. The key components of the VSP1021 device include:

  • Input clamp circuitry and a correlated double sampler (CDS)
  • Programmable-gain amplifier (PGA) with 0-dB to 36-dB gain range for CCD mode and 0-dB to 12-dB range for video mode
  • Two internal DACs for automatic or programmable optical-black-level and offset calibration
  • 10-bit, 25-MSPS pipeline ADC for CCD mode and a 28-MSPS ADC for video mode
  • Parallel data port for easy microprocessor interface and a serial port for configuring internal control registers
  • Two additional DACs for external system control
  • Internal reference voltages

The VSP1021 device is designed using advanced CMOS process and operates from a single 3-V power supply with a normal power consumption of just 95 mW, and 1 mW in power-down mode.

High throughput rate, single 3-V operation, very-low-power consumption, and fully-integrated analog-processing circuitry make the VSP1021 device an ideal CCD and video-signal-processing solution for electronic video-camcorder applications.

This device is available in a 48-terminal TQFP package and is specified over an operating temperature range of –20°C to 75°C.

The VSP1021 device is a highly-integrated monolithic analog-signal processor/digitizer designed to interface the area charge-coupled-device (CCD) sensors in digital-camera and camcorder applications. The VSP1021 device performs all the analog processing functions necessary to maximize the dynamic range, corrects various errors associated with the CCD sensor, and then digitizes the results with an on-chip, high-speed ADC. The key components of the VSP1021 device include:

  • Input clamp circuitry and a correlated double sampler (CDS)
  • Programmable-gain amplifier (PGA) with 0-dB to 36-dB gain range for CCD mode and 0-dB to 12-dB range for video mode
  • Two internal DACs for automatic or programmable optical-black-level and offset calibration
  • 10-bit, 25-MSPS pipeline ADC for CCD mode and a 28-MSPS ADC for video mode
  • Parallel data port for easy microprocessor interface and a serial port for configuring internal control registers
  • Two additional DACs for external system control
  • Internal reference voltages

The VSP1021 device is designed using advanced CMOS process and operates from a single 3-V power supply with a normal power consumption of just 95 mW, and 1 mW in power-down mode.

High throughput rate, single 3-V operation, very-low-power consumption, and fully-integrated analog-processing circuitry make the VSP1021 device an ideal CCD and video-signal-processing solution for electronic video-camcorder applications.

This device is available in a 48-terminal TQFP package and is specified over an operating temperature range of –20°C to 75°C.

下載 觀看有字幕稿的影片 影片

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 VSP1021: 3-V, 10-Bit, 21-MSPS, Low-Power Area CCD Analog Front End datasheet (Rev. D) 2014/4/16

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

封裝 針腳 CAD 符號、佔位空間與 3D 模型
TQFP (PFB) 48 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片