VSP5000
適用於 CCD/CMOS/CIS 感測器的 12 位元 30MSPS 2 通道 AFE
VSP5000
- Dual Channel CCD Signal Processing:
- Correlated Double Sampler (CDS)
- Sample Hold Mode
- Digital Programmable Amplifier
- CCD Offset Correction (OB loop)
- High Performance A/D:
- 12-Bit Resolution
- INL: ±2 LSB
- DNL: ±0.5 LSB
- No Missing Codes
- High-Speed Operation
- Sample Rate: 30 MHz (Minimum)
- 78-dB Signal-To-Noise Ratio (at 0-dB Gain)
- Low Power Consumption:
- Low Voltage: 3 V to 3.6 V
- Low Power: 290 mW (Typ) at 3.3 V
- Standby Mode: 20 mW (Typ)
- APPLICATIONS
- Copiers
- Scanners
- Facsimiles
The VSP5000 device is a complete application specific standard product (ASSP) for charge-coupled device (CCD) line sensor applications such as copiers, scanners, and facsimiles. The VSP5000 device provides two independent channels of processing lines and performs analog front-end processing and analog-to-digital (A/D) conversion. Each channel has a correlated double sampler (CDS)/sample hold (SH) circuit, a 14-bit analog-to-digital converter (ADC), a digital programmable gain amplifier (DPGA), and an optical black (OB) correction loop. Data output is 12 bits in length and the 2-channel A/D data is multiplexed and output.
The VSP5000 is available in a 64-lead LQFP package and operates from a single 3.3-V supply.
技術文件
類型 | 標題 | 日期 | ||
---|---|---|---|---|
* | Data sheet | 12-Bit 30 MSPS Dual Channel CCD Signal Front End for Digital Copier datasheet (Rev. A) | 2014年 4月 17日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
封裝 | 引腳 | 下載 |
---|---|---|
LQFP (PM) | 64 | 檢視選項 |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 資格摘要
- 進行中可靠性監測
- 晶圓廠位置
- 組裝地點