> 'C2000 Platform Summary
> 'C2000 Architecture
> 'C2000 Peripheral Features
> 'C20x Peripheral Features
> Enhanced Synchronous
Serial Port
> Asynchronous Serial Port
> Boot Loader
> 'C24x Peripheral Features
> 'C2000 Applications
more...
> 'C2000 Development Tools
> Technical Documentation
Search
> 'C2000 Application Notes
> 'C2000 Training
> 'C20x Fixed-Point DSPs
> 'C24x Fixed-Point DSPs
> DSP References
| |
'C20x Peripheral Features
- General-purpose DSPs with 20-40 MIPS
- Up to 32K words of on-chip memory (Flash or ROM) lowers system cost by eliminating the need for external memory
- Instruction Cycle Times of as little as 25 ns for increased performance
- Static design, power down modes, and PLL options for low-power dissipation
- Source code compatible with the 'C25 and upward compatible with TI's TMS320C5x generation
- Full complement of application-enabling peripherals
- Scan-based JTAG emulation
- Suite of easy-to-use development tools available
Enhanced Synchronous Serial Port
The TMS320C20x DSPs offer a full-duplex framed enhanced synchronous serial port (ESSP) with up to 20 Mbps throughput (@ 25-ns instruction cycletime). The transfer rate is one-half the device clockout rate. This bidirectional synchronous serial port provides direct communication with serial devices such as CODECs, serial ADCs, and other serial systems. The ESSP can also be used for intercommunication between processors in multiprocessing applications.
Both the receive and transmit sides of the ESSP have 4 level FIFOs which allow the CPU to accept an interrupt at either 1, 2, 3, or 4 levels deep. This capability means less intervention from the CPU, as well as increased flexibility and efficiency with respect to data transfers.
The 'C20x ESSP features:
- Full-duplex, double-buffered Synchronous Serial Port
- Highly Flexible Operation:
- Burst and Continuous modes
- Supports 8- and 16-bit word lengths
- Multi-channel mode with glueless interface to as many as four voice-band or telephony
codecs for telecommunications applications such as line cards.
- Serial Peripheral Interface (SPI) mode
- Independent four-level deep FIFO for both the receive and transmit sections
- Programmable FIFO level interrupts to reduce software overhead
- FIFO level status bits
- Various clocking options to ease interfacing in many applications
- Internal shift clock, CLKX, derived from an independent 8-bit pre-scalar
- Internal frame sync, FSX, derived from an independent 8-bit pre-scalar
- Polarity control on shift clock, CLKX, and frame sync pulse, FSX
- High immpedance control on data transmit pin DX for TDM applications
- Pre-scalars are configuarable as a general-purpose 16-bit counter
- Fast Transfer Rate:
- 20 Mbits/s at 25ns cycle time
All 'C20x devices, except the 'C209, feature this serial port.
To download ESSP Specifications Rev. 1.42
Asynchronous Serial Port
The TMS320C20x offers an asynchronous serial port that is full-duplex and double-buffered. It accepts 8-bit data and can be programmed via a register to accept baud rates of up to 2.5 Mbps. The asynchronous serial port can be used to communicate with other devices such as microcontrollers or for RS-232 connections supporting data transfers of up to 115.2 Kbps.
Features included with the 'C20x asynchronous serial port are:
- Full duplex
- Double buffered
- 8-bit data transfers
- Auto baud detect feature
- 16-bit register for baud-rate generation
- Baud rates up to 2.5 Mbps (@ 25-ns instruction cycle time)
All 'C20x devices, except the 'C209, feature this asynchronous serial port.
TMS320C203 and TMS320LC203 Boot Loader
The 'C/'LC203 has an on-chip hard-coded boot loader,which allows you to load code from an 8-bit external EPROM intointernal or external RAM. The EPROM is mapped into global datamemory. Once the boot loading operation begins, 8-bit data isread by the device and reassembled into 16-bit words to a user-specifieddestination. When complete, control of the device is passed tothe start of the program.
Features of the 'C203 boot loader are:
- Load from 8-bit external EPROM into internal/external RAM
- EPROM is mapped into global data memory space
- Dedicated boot loader pin
- Boot loader operation:
- Reads 8-bit data
- Reassembles into 16-bit words
- Loads to user-specified destination
- When complete, control passes to start of program
|
