Xilinx Artix 7 FPGA with PMBus Power Management Reference Design


Design files


The Artix 7 power management reference design board uses power modules, linear regulators, and a PMBus compliant system controller to supply all required core and auxiliary voltages needed by the FPGA, including DDR memory termination. A Digital Power graphical user interface is used to monitor the voltage and current levels of the board’s power rails.

  • Design optimized to support a 12V input
  • 2 PMBus controllers monitors a total of 9 voltage rails
  • Solution contains power modules providing up to 6A output current
  • Low-noise LDOs provide power for transcievers
  • DDR Memory provides volatile synchronous dynamic random access memory to store user code and data
  • Design has been built and tested. Reference board is available from Xilinx

Output voltage options PMP7977.1
Vin (Min) (V) 4.5
Vin (Max) (V) 14
Vout (Nom) (V) 1
Iout (Max) (A) 10
Output Power (W) 10
Isolated/Non-Isolated Non-Isolated
Input Type DC
Topology Buck- Synchronous
?? View video with transcript Video

A fully assembled board has been developed for testing and performance validation only, and is not available for sale.

Design files & products

Design files

Download ready-to-use system files to speed your design process.

SCEU009A.PDF (656 K)

Test results for the reference design, including efficiency graphs, test prerequisites and more

SLYU017.PDF (273 K)

Test results for the reference design, including efficiency graphs, test prerequisites and more

TIDR155A.PDF (598 K)

Detailed schematic diagram for design layout and components

TIDR156A.PDF (595 K)

Complete listing of design components, reference designators, and manufacturers/part numbers

TIDU151.PDF (6781 K)

PCB layer plot file used for generating PCB design layout


Includes TI products in the design and potential alternatives.

Direction-controlled voltage translators

SN74AVC1T45Single-Bit Dual-Supply Bus Transceiver with Configurable Voltage-Level Shifting and 3-State Outputs

Data sheet: PDF | HTML
Linear & low-dropout (LDO) regulators

TL1963A1.5-A, 20-V, low-dropout voltage regulator with reverse current & reverse voltage protection

Data sheet: PDF | HTML
Linear & low-dropout (LDO) regulators

TPS794250-mA, low-dropout voltage regulator with enable

Data sheet: PDF
Multi-channel ICs (PMICs)

TPS512003A Sink/Source DDR Termination Regulator w/ VTTREF Buffered Reference for DDR2, DDR3, DDR3L and DDR4

Data sheet: PDF | HTML
Noninverting buffers & drivers

SN74LV541AEight-channel, 2-V to 5.5-V buffers with tri-state outputs

Data sheet: PDF | HTML
Power modules (integrated inductor)

TPS843204.5-V to 14.5-V Input, 3-A Synchronous Buck, Integrated Power Solution

Data sheet: PDF
Power modules (integrated inductor)

TPS846212.95-V to 14.5-V Input, 6-A Synchronous Buck, Integrated Power Solution

Data sheet: PDF

UCD90120A12-Rail Power Supply Sequencer and Monitor with ACPI Support

Data sheet: PDF | HTML

Technical documentation

No results found. Please clear your search and try again.
View all 3
Type Title Date
Test report PMP7977 Test Results (Rev. A) Jun. 11, 2014
Test report TI Power Reference Design for Xilinx® Artix®-7 (AC701) May 12, 2014
User guide PMP7977 User's Guide Sep. 11, 2013

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​