2-port 40GbE/10GbE QSFP+ Signal Conditioner Reference Design
This product has been released to the market and is available for purchase. For some products, newer alternatives may be available.

Description & Features

Technical documentation

Support & Training

Order Now

See the Important Notice and Disclaimer covering reference designs and other TI resources.

Key Document


This verified reference design is a signal conditioning solution for front-port QSFP+ supporting two 40GbE ports compatible with 40G-CR4/SR4/LR4 and 10G SFF-8431 requirements. The design is applicable to optical and passive/active copper cables. It allows for reach extension between the Switch ASIC and the front-port QSFP+ which is often required for the outermost ports of a Top-of-Rack (ToR) switch or for add-in mezzanine implementations of QSFP+ line cards.

  • Front-port stacked QSFP+ implementation with signal conditioning to support 40GbE/10GbE optical and passive copper
  • Extends reach between Switch and front-port by up to 3x beyond nPPI/SFF-8431 host channel loss limit
  • Low-power/low-cost solution for front-port signal conditioning
  • Applicable to Top-of-Rack (ToR) switch and line card systems
  • Single power supply, no firmware required, no heatsink required, no reference clock required
  • Lab-tested HW example including 40GbE/10GbE-specific test data

See the Important Notice and Disclaimer covering reference designs and other TI resources.


Schematic/Block Diagram

Quickly understand overall system functionality.

Download Schematic

Design Guide

Get results faster with test and simulation data that's been verified.

Download Design Guide

Design Files

Download ready-to-use system files to speed your design process. Get Viewer.

Download Design Files

TI Devices (1)

Order samples, get tools and find more information on the TI products in this reference design.

Part Number Name Product Family Sample & Buy Design Kits & Evaluation Modules
DS125BR820  12-Gbps 8-channel linear redriver with equalization  Interface  Sample & Buy View Design Kits & Evaluation Modules

CAD/CAE symbols

Part # Package | Pins CAD File (.bxl) STEP Model (.stp)
DS125BR820 Download Download

Texas Instruments and Accelerated Designs, Inc. have collaborated together to provide TI customers with schematic symbols and PCB layout footprints for TI products.

Step 1: Download and install the free download.

Step 2: Download the Symbol and Footprint from the CAD.bxl file table.

Technical documentation

See the Important Notice and Disclaimer covering reference designs and other TI resources.

Application note (1)
Title Type Size (KB) Date
PDF 4685 09 Aug 2014
User guide (1)
Title Type Size (KB) Date
PDF 572 04 May 2015
Design files (5)
Title Type Size (KB) Date
ZIP 308 09 Jan 2015
ZIP 65 09 Jan 2015
ZIP 1090 09 Jan 2015
PDF 83 09 Jan 2015
PDF 49 09 Jan 2015

Support & training

TI E2E™ forums with technical support from TI engineers

Search our extensive online knowledge base where millions of technical questions and answers are available 24/7.

Search answers from TI experts

Content is provided 'AS IS' by the respective TI and Community contributors and does not constitute TI specifications.
See terms of use.

If you have questions about quality, packaging, or ordering TI products visit our Support page.

Technical articles