Analog Front-End Reference Design for Imaging Using Time-Interleaved SAR ADCs with 73dB SNR, 7.5MSPS
This product has been released to the market and is available for purchase. For some products, newer alternatives may be available.

Description & Features

Technical documentation

Support & Training

Order Now

See the Important Notice and Disclaimer covering reference designs and other TI resources.

Key Document


This reference design demonstrates how to achieve multiple ADC interleaving with high sampling rates and good resolution at low BOM-cost. The reference design was built with electronic imaging systems in mind. High definition imaging and other high speed signal processing applications require ADCs that can achieve high resolution, high SNR, high speed and low power consumption. These requirements cannot always be met with a  single chip. By interleaving multiple SAR ADCs, the design optimizes trade-offs between different ADCs in order to meet all of the system requirements.

  • Resolution: 14-bit
  • input type: unipolar single-ended
  • SNR > 73dB, ENOB: 12-bit, THD < -80dB
  • Power: < 33mW
  • Low latency compared to pipeline ADC-based solution
  • Small form factor: 22mm x 13mm

See the Important Notice and Disclaimer covering reference designs and other TI resources.


Schematic/Block Diagram

Quickly understand overall system functionality.

Download Schematic

Design Guide

Get results faster with test and simulation data that's been verified.

Download Design Guide

Design Files

Download ready-to-use system files to speed your design process. Get Viewer.

Download Design Files

TI Devices (5)

Order samples, get tools and find more information on the TI products in this reference design.

Part Number Name Product Family Sample & Buy Design Kits & Evaluation Modules
ADS7056  14-bit 2.5-MSPS ultra-low-power ultra-small-size SAR ADC with SPI  Analog-to-digital converters (ADCs)  Sample & Buy View Design Kits & Evaluation Modules
LP5907  250-mA, low-noise, high-PSRR, ultra-low-dropout voltage regulator with low IQ and enable  Power management  Sample & Buy View Design Kits & Evaluation Modules
OPA836  Very Low Power, Rail to Rail out, Negative Rail in, VFB Op Amp  Operational amplifiers (op amps)  Sample & Buy View Design Kits & Evaluation Modules
REF2033  3.3-V Vref, low-drift, low-power, dual-output Vref & Vref/2 voltage reference  Voltage references  Sample & Buy View Design Kits & Evaluation Modules
SN74AUCH244  8-ch, 0.8-V to 2.7-V high speed buffers with bus-hold and 3-state outputs  Buffer/driver  Sample & Buy View Design Kits & Evaluation Modules

CAD/CAE symbols

Part # Package | Pins CAD File (.bxl) STEP Model (.stp)
ADS7056 Download Download
LP5907 Download Download
Download -
Download Download
OPA836 Download Download
Download Download
REF2033 Download -
SN74AUCH244 Download Download

Texas Instruments and Accelerated Designs, Inc. have collaborated together to provide TI customers with schematic symbols and PCB layout footprints for TI products.

Step 1: Download and install the free download.

Step 2: Download the Symbol and Footprint from the CAD.bxl file table.

Technical documentation

See the Important Notice and Disclaimer covering reference designs and other TI resources.

Application note (1)
Title Type Size (KB) Date
PDF 1313 26 May 2017
User guide (1)
Title Type Size (KB) Date
PDF 1400 07 Aug 2017
Design files (7)
Title Type Size (KB) Date
ZIP 262 07 Aug 2017
ZIP 1756 07 Aug 2017
PDF 235 07 Aug 2017
PDF 786 07 Aug 2017
PDF 187 07 Aug 2017
PDF 98 07 Aug 2017
PDF 319 07 Aug 2017

Support & training

TI E2E™ forums with technical support from TI engineers

Search our extensive online knowledge base where millions of technical questions and answers are available 24/7.

Search answers from TI experts

Content is provided 'AS IS' by the respective TI and Community contributors and does not constitute TI specifications.
See terms of use.

If you have questions about quality, packaging, or ordering TI products visit our Support page.

Technical articles