ADS7056

ACTIVE

14-bit 2.5-MSPS ultra-low-power ultra-small-size SAR ADC with SPI

Top

Product details

Parameters

Resolution (Bits) 14 Number of input channels 1 Sample rate (Max) (kSPS) 2500 Interface type SPI Architecture SAR Input type Single-Ended Multi-channel configuration Rating Catalog Reference mode Supply Input range (Max) (V) 3.6 Input range (Min) (V) 0 Features Small Size Operating temperature range (C) -40 to 125 Power consumption (Typ) (mW) 3.5 Analog voltage AVDD (Min) (V) 2.35 SNR (dB) 74.9 Analog voltage AVDD (Max) (V) 3.6 INL (Max) (+/-LSB) 3 Digital supply (Min) (V) 1.65 Digital supply (Max) (V) 3.6 open-in-new Find other Precision ADCs (<=10MSPS)

Package | Pins | Size

X2QFN (RUG) 8 2 mm² 1.5 x 1.5 open-in-new Find other Precision ADCs (<=10MSPS)

Features

  • 2.5-MSPS Throughput
  • Ultra-Small Size SAR ADC:
    • X2QFN-8 Package with 2.25-mm2 Footprint
  • Wide Operating Range:
    • AVDD: 2.35 V to 3.6 V
    • DVDD: 1.65 V to 3.6 V (Independent of AVDD)
    • Temperature Range: –40°C to +125°C
  • Unipolar Input Range: 0 V to AVDD
  • Excellent Performance:
    • 14-Bit NMC DNL, ±2-LSB INL
    • 74.5-dB SINAD at 2-kHz
    • 73.7-dB SINAD at 1-MHz
  • Ultra-Low Power Consumption:
    • 3.5 mW at 2.5-MSPS with 3.3-V AVDD
    • 158 µW at 100-kSPS with 3.3-V AVDD
  • Integrated Offset Calibration
  • SPI-Compatible Serial Interface: 60-MHz
  • JESD8-7A Compliant Digital I/O

All trademarks are the property of their respective owners.

open-in-new Find other Precision ADCs (<=10MSPS)

Description

The ADS7056 is a 14-bit, 2.5-MSPS, analog-to-digital converter (ADC). The device includes a capacitor-based, successive-approximation register (SAR) ADC that supports a wide analog input voltage range (0 V to AVDD, for AVDD in the range of 2.35 V to 3.6 V).

The SPI-compatible serial interface is controlled by the CS and SCLK signals. The input signal is sampled with the CS falling edge and SCLK is used for conversion and serial data output. The device supports a wide digital supply range (1.65 V to 3.6 V), enabling direct interfacing to a variety of host controllers. The ADS7056 complies with the JESD8-7A standard for a normal DVDD range (1.65 V to 1.95 V).

The ADS7056 is available in an 8-pin, miniature, X2QFN package and is specified over the extended industrial temperature range (–40°C to +125°C). Miniature form-factor and extremely low-power consumption make this device suitable for space-constrained and battery-powered applications.

open-in-new Find other Precision ADCs (<=10MSPS)
Download

Technical documentation

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARD Download
document-generic User guide
199
Description
The ADS7056 evaluation module (EVM) performance demonstration kit (PDK) is a platform for evaluating the performance of the ADS7056 successive approximation register (SAR) analog-to-digital converter (ADC), which is a single-ended input, 14-bit, 2.5-MSPS device. The ADS7056EVM-PDK (...)
Features
  • Hardware and software required for diagnostic testing, as well as accurate performance evaluation of ADS7056 SAR ADC
  • USB powered; no external power supply required
  • PHI controller provides convenient communication interface to ADS7056 ADC over a USB 2.0 (or higher) for power delivery, as well as (...)

Software development

SUPPORT SOFTWARE Download
SBAC165.ZIP (259514 KB)
SUPPORT SOFTWARE Download
SBAC248.ZIP (53 KB)

Design tools & simulation

SIMULATION MODEL Download
SBAM316.ZIP (68 KB) - TINA-TI Spice Model
SIMULATION MODEL Download
SBAM317.ZIP (27 KB) - IBIS Model
SIMULATION MODEL Download
SBAM318.TSC (290 KB) - TINA-TI Reference Design
SIMULATION TOOL Download
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Features
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)
SIMULATION TOOL Download
SPICE-based analog simulation program
TINA-TI TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
document-generic User guide
CALCULATION TOOL Download
Analog-to-digital converter (ADC) input driver design tool supporting multiple input types
ADC-INPUT-CALC ADC-INPUT-CALC is an online tool that provides support for designing the input buffer to an analog-to-digital converter (ADC). It offers 24 different op-amp based buffer circuits that can be used to drive an ADC input. The available topologies cover differential, single-ended and transformer-coupled (...)
CALCULATION TOOL Download
Analog engineer's calculator
ANALOG-ENGINEER-CALC — The Analog Engineer’s Calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting op-amp gain with feedback (...)
Features
  • Expedites circuit design with analog-to-digital converters (ADCs) and digital-to-analog converters (DACs)
    • Noise calculations
    • Common unit translation
  • Solves common amplifier circuit design problems
    • Gain selections using standard resistors
    • Filter configurations
    • Total noise for common amplifier configurations
  • (...)

Reference designs

REFERENCE DESIGNS Download
Analog Front-End Reference Design for Imaging Using Time-Interleaved SAR ADCs with 73dB SNR, 7.5MSPS
TIDA-01355 — This reference design demonstrates how to achieve multiple ADC interleaving with high sampling rates and good resolution at low BOM-cost. The reference design was built with electronic imaging systems in mind. High definition imaging and other high speed signal processing applications require ADCs (...)
document-generic Schematic document-generic User guide

CAD/CAE symbols

Package Pins Download
X2QFN (RUG) 8 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos