High-Availability Seamless Redundancy Ethernet Reference Design for Substation Automation for Linux®


Design files


This reference design implements a solution for high-reliability, low-latency network communications for substation automation equipment in Smart Grid transmission and distribution networks. It supports the high-availability seamless redundancy (HSR) specification in the IEC 62439 standard. This solution is a lower-cost alternative to FPGA approaches and provides the flexibility and performance to add features such as IEC 61850 support without additional components. This solution, based upon the Linux High-Level Operating System, may also apply to other markets that need minimum-latency reliability on Ethernet networks such as Factory Automation, Transportations, and others.

  • Compliant to IEC 62439-3 Clause 5 specification for HSR ethernet communications
  • Traffic filtering based on VLAN IDs, multicast and broadcast support, and built-in storm prevention mechanism
  • Zero recovery time in case of network failure
  • Dual-ported, full-duplex 100-Mbps Ethernet
  • Fully programmable solution based on the Linux high-level operating system prvodes platform for integration of additional applications
??image.gallery.download_en_US?? View video with transcript Video

A fully assembled board has been developed for testing and performance validation only, and is not available for sale.

Design files & products

Design files

Download ready-to-use system files to speed your design process.


Reference design overview and verified performance test data

TIDRLH4.ZIP (1453 K)

Detailed schematic diagram for design layout and components


Complete listing of design components, reference designators, and manufacturers/part numbers


Detailed overview of design layout for component placement


Files used for 3D models or 2D drawings of IC components

TIDRLH7.ZIP (19060 K)

Files used for 3D models or 2D drawings of IC components

TIDCC42A.ZIP (1495 K)

Design file that contains information on physical board layer of design PCB

TIDCC42.ZIP (10113 K)

Design file that contains information on physical board layer of design PCB


Includes TI products in the design and potential alternatives.

Arm-based processors

AM5716Sitara processor: Arm Cortex-A15 & DSP

Data sheet: PDF | HTML
Arm-based processors

AM5718Sitara processor: Arm Cortex-A15 & DSP, multimedia

Data sheet: PDF | HTML
Arm-based processors

AM5726Sitara processor: dual Arm Cortex-A15 & dual DSP

Data sheet: PDF | HTML
Arm-based processors

AM5728Sitara processor: dual Arm Cortex-A15 & dual DSP, multimedia

Data sheet: PDF | HTML

Technical documentation

= Top documentation selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Design guide High-Availability Seamless Redundancy Ethernet Ref Des for Substation Automation (Rev. A) May 21, 2018
More literature Emulation Wiki -- In-depth technical and "how-to" articles, FAQs, etc. Mar. 24, 2011

Related design resources

Software development

PROCESSOR-SDK-AM57X Processor SDK for AM57x Sitara Processors - Linux and TI-RTOS Support

Reference designs

TIDEP0053 High-availability Seamless Redundancy (HSR) Ethernet for Substation Automation Reference Design

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​