Home Clocks & timing Clock buffers
Home
Clocks & timing
Clock buffers

CDC111

LAST TIME BUY

3.3-V LVPECL differential clock driver

Order now
Data sheet

CDC111

LAST TIME BUY
Data sheet Order now

Product details

Function Differential Output frequency (max) (MHz) 500 Number of outputs 9 Output supply voltage (V) 3.3 Core supply voltage (V) 3.3 Output skew (ps) 50 Operating temperature range (°C) 0 to 70 Rating Catalog Output type LVPECL Input type LVPECL
Function Differential Output frequency (max) (MHz) 500 Number of outputs 9 Output supply voltage (V) 3.3 Core supply voltage (V) 3.3 Output skew (ps) 50 Operating temperature range (°C) 0 to 70 Rating Catalog Output type LVPECL Input type LVPECL
PLCC (FN) 28 155.0025 mm² 12.45 x 12.45
  • Low-Output Skew for Clock-Distribution Applications
  • Differential Low-Voltage Pseudo-ECL (LVPECL)-Compatible Inputs and Outputs
  • Distributes Differential Clock Inputs to Nine Differential Clock Outputs
  • Output Reference Voltage, VREF, Allows Distribution From a Single-Ended Clock Input
  • Single-Ended LVPECL-Compatible Output Enable
  • Packaged in Plastic Chip Carrier
  • Low-Output Skew for Clock-Distribution Applications
  • Differential Low-Voltage Pseudo-ECL (LVPECL)-Compatible Inputs and Outputs
  • Distributes Differential Clock Inputs to Nine Differential Clock Outputs
  • Output Reference Voltage, VREF, Allows Distribution From a Single-Ended Clock Input
  • Single-Ended LVPECL-Compatible Output Enable
  • Packaged in Plastic Chip Carrier

The differential LVPECL clock-driver circuit distributes one pair of differential LVPECL clock inputs (CLKIN, CLKIN\) to nine pairs of differential clock (Y, Y\) outputs with minimum skew for clock distribution. It is specifically designed for driving 50- transmission lines.

When the output-enable (OE\) is low, the nine differential outputs switch at the same frequency as the differential clock inputs. When OE\ is high, the nine differential outputs are in static states (Y outputs are in the low state, Y\ outputs are in the high state).

The VREF output can be strapped to the CLKIN\ input for a single-ended CLKIN input.

The CDC111 is characterized for operation from 0°C to 70°C.

The differential LVPECL clock-driver circuit distributes one pair of differential LVPECL clock inputs (CLKIN, CLKIN\) to nine pairs of differential clock (Y, Y\) outputs with minimum skew for clock distribution. It is specifically designed for driving 50- transmission lines.

When the output-enable (OE\) is low, the nine differential outputs switch at the same frequency as the differential clock inputs. When OE\ is high, the nine differential outputs are in static states (Y outputs are in the low state, Y\ outputs are in the high state).

The VREF output can be strapped to the CLKIN\ input for a single-ended CLKIN input.

The CDC111 is characterized for operation from 0°C to 70°C.
filter Find other Clock buffers
Download

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet 1-Line To 9-Line Differential LVPECL Clock Driver datasheet (Rev. G) 28 Aug 1999

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location