Home Clocks & timing Clock jitter cleaners & synchronizers
Home
Clocks & timing
Clock jitter cleaners & synchronizers
NEW

LMK5C33216AS1

ACTIVE

Three DPLL, three APLL, two-input and 16-output network synchronizer with BAW VCO IEEE-1588 support

Order now
Data sheet

LMK5C33216AS1

ACTIVE
Data sheet Order now

Product details

Rating Catalog Operating temperature range (°C) -40 to 105
Rating Catalog Operating temperature range (°C) -40 to 105
VQFN (RGC) 64 81 mm² 9 x 9
  • Ultra-low jitter BAW VCO based Wireless clocks
    • 42-fs typical/ 60-fs maximum RMS jitter at 491.52 MHz
    • 47-fs typical/ 65-fs maximum RMS jitter at 245.76 MHz

  • Three high-performance Digital Phase Locked Loops (DPLLs) with paired Analog Phase Locked Loops (APLLs)

    • Programmable DPLL loop bandwidth from 1 mHz to 4 kHz
    • < 1-ppt DCO frequency adjustment step size
  • Two differential or single-ended DPLL inputs
    • 1-Hz (1-PPS) to 800-MHz input frequency
    • Digital holdover and hitless switching
  • 16 differential outputs with programmable HSDS/LVPECL, LVDS and HSCL output formats
    • Up to 20 total frequency outputs when configured with 6 LVCMOS frequency outputs on OUT0_P/N, OUT1_P/N, GPIO1 and GPIO2 and 14 differential outputs
    • 1-Hz (1-PPS) to 1250-MHz output frequency with programmable swing and common mode
    • PCIe Gen 1 to 6 compliant
  • I2C, 3-wire SPI, or 4-wire SPI interface
  • Ambient operating temperature: –40°C to 85°C
  • Ultra-low jitter BAW VCO based Wireless clocks
    • 42-fs typical/ 60-fs maximum RMS jitter at 491.52 MHz
    • 47-fs typical/ 65-fs maximum RMS jitter at 245.76 MHz

  • Three high-performance Digital Phase Locked Loops (DPLLs) with paired Analog Phase Locked Loops (APLLs)

    • Programmable DPLL loop bandwidth from 1 mHz to 4 kHz
    • < 1-ppt DCO frequency adjustment step size
  • Two differential or single-ended DPLL inputs
    • 1-Hz (1-PPS) to 800-MHz input frequency
    • Digital holdover and hitless switching
  • 16 differential outputs with programmable HSDS/LVPECL, LVDS and HSCL output formats
    • Up to 20 total frequency outputs when configured with 6 LVCMOS frequency outputs on OUT0_P/N, OUT1_P/N, GPIO1 and GPIO2 and 14 differential outputs
    • 1-Hz (1-PPS) to 1250-MHz output frequency with programmable swing and common mode
    • PCIe Gen 1 to 6 compliant
  • I2C, 3-wire SPI, or 4-wire SPI interface
  • Ambient operating temperature: –40°C to 85°C

The LMK5C33216AS1 is a high-performance network synchronizer and jitter cleaner designed to meet the stringent requirements of wireless communications and infrastructure applications.

The LMK5C33216AS1 is a device bundled with software support for IEEE-1588 PTP synchronization to a primary reference clock source. For more information, contact TI.

The network synchronizer integrates three DPLLs to provide hitless switching and jitter attenuation with programmable loop bandwidth and no external loop filters, maximizing flexibility and ease of use. Each DPLL phase locks a paired APLL to a reference input.

APLL3 features ultra high performance PLL with TI’s proprietary Bulk Acoustic Wave (BAW) technology and can generate 491.52-MHz output clocks with 42-fs typical / 60-fs maximum RMS jitter irrespective of the DPLL reference input frequency and jitter characteristics. APLL2 and APLL1 provide options for a second or third frequency and/or synchronization domain.

Reference validation circuitry monitors the DPLL reference clocks and performs a hitless switch between them upon detecting a switchover event. Zero-Delay Mode (ZDM) and phase cancellation may be enabled to control the phase relationship from input to outputs.

The device is fully programmable through I2C or SPI interface. The onboard EEPROM can be used to customize system start-up clocks. The device also features factory default ROM profiles as fallback options.

The LMK5C33216AS1 is a high-performance network synchronizer and jitter cleaner designed to meet the stringent requirements of wireless communications and infrastructure applications.

The LMK5C33216AS1 is a device bundled with software support for IEEE-1588 PTP synchronization to a primary reference clock source. For more information, contact TI.

The network synchronizer integrates three DPLLs to provide hitless switching and jitter attenuation with programmable loop bandwidth and no external loop filters, maximizing flexibility and ease of use. Each DPLL phase locks a paired APLL to a reference input.

APLL3 features ultra high performance PLL with TI’s proprietary Bulk Acoustic Wave (BAW) technology and can generate 491.52-MHz output clocks with 42-fs typical / 60-fs maximum RMS jitter irrespective of the DPLL reference input frequency and jitter characteristics. APLL2 and APLL1 provide options for a second or third frequency and/or synchronization domain.

Reference validation circuitry monitors the DPLL reference clocks and performs a hitless switch between them upon detecting a switchover event. Zero-Delay Mode (ZDM) and phase cancellation may be enabled to control the phase relationship from input to outputs.

The device is fully programmable through I2C or SPI interface. The onboard EEPROM can be used to customize system start-up clocks. The device also features factory default ROM profiles as fallback options.
open-in-new Find other Clock jitter cleaners & synchronizers
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet LMK5C33216AS1 Network Synchronizer With JED204B/JED204C and BAW VCO for Wireless Communications datasheet PDF | HTML 09 Jan 2024

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Package Pins Download
VQFN (RGC) 64 View options
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos