These octal D-type transparent latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
While the latch-enable (LE) input is high, outputs (Q\) respond to the data (D) inputs. When LE is low, the outputs are latched to retain the data that was set up.
A buffered output-enable input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.
does not affect internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
The SN54ALS580B is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS580B and SN74AS580 are characterized for operation from 0°C to 70°C.
|Part number||Order||Technology Family||Input type||Output type||VCC (Min) (V)||VCC (Max) (V)||Channels (#)||Clock Frequency (Max) (MHz)||ICC (uA)||IOL (Max) (mA)||IOH (Max) (mA)||Features||Rating||Package Group|
||ALS||Bipolar||3-State||4.5||5.5||8||75||29000||24||-2.6||High speed (tpd 10-50ns)||Catalog||PDIP | 20|
|SN54ALS580B||Samples not available||ALS||Bipolar||3-State||4.5||5.5||8||75||29000||12||-1||High speed (tpd 10-50ns)||Military||
CDIP | 20
CFP | 20
LCCC | 20