Product details

Technology family LV1T Applications GPIO, I2S, UART Bits (#) 1 Configuration 1 Ch A to B 0 Ch B to A High input voltage (min) (V) 1 High input voltage (max) (V) 5.5 Vout (min) (V) 46138 Vout (max) (V) 5.5 Data rate (max) (Mbps) 100 IOH (max) (mA) -8 IOL (max) (mA) -8 Supply current (max) (µA) 5.5 Features 4.2, 4.64 Input type TTL-Compatible CMOS Output type 3-State, Balanced CMOS Rating Catalog Operating temperature range (°C) -40 to 125
Technology family LV1T Applications GPIO, I2S, UART Bits (#) 1 Configuration 1 Ch A to B 0 Ch B to A High input voltage (min) (V) 1 High input voltage (max) (V) 5.5 Vout (min) (V) 46138 Vout (max) (V) 5.5 Data rate (max) (Mbps) 100 IOH (max) (mA) -8 IOL (max) (mA) -8 Supply current (max) (µA) 5.5 Features 4.2, 4.64 Input type TTL-Compatible CMOS Output type 3-State, Balanced CMOS Rating Catalog Operating temperature range (°C) -40 to 125
SOT-23 (DBV) 5 8.12 mm² 2.9 x 2.8 SOT-SC70 (DCK) 5 4.2 mm² 2 x 2.1
  • Single-supply voltage translator at 5V, 3.3V, 2.5V, and 1.8V VCC
  • Operating range of 1.8V to 5.5V
  • Up translation:
    • 1.2V(1) to 1.8V at 1.8V VCC
    • 1.5V(1) to 2.5 V at 2.5V VCC
    • 1.8V(1) to 3.3V at 3.3V VCC
    • 3.3V to 5.0V at 5.0V VCC
  • Down translation:
    • 3.3V to 1.8V at 1.8V VCC
    • 3.3V to 2.5V at 2.5V VCC
    • 5.0V to 3.3V at 3.3V VCC
  • Logic output is referenced to VCC
  • Output drive:
    • 8mA output drive at 5V
    • 7mA output drive at 3.3V
    • 3mA output drive at 1.8V
  • Characterized up to 50MHz at 3.3V VCC
  • 5V tolerance on input pins
  • –40°C to 125°C operating temperature range
  • Latch-up performance exceeds 250mA per JESD 17
  • Supports standard logic pinouts
  • CMOS output B compatible with AUP1G and LVC1G families (1)

(1)Refer to the VIH/VIL and output drive for lower VCC condition.

  • Single-supply voltage translator at 5V, 3.3V, 2.5V, and 1.8V VCC
  • Operating range of 1.8V to 5.5V
  • Up translation:
    • 1.2V(1) to 1.8V at 1.8V VCC
    • 1.5V(1) to 2.5 V at 2.5V VCC
    • 1.8V(1) to 3.3V at 3.3V VCC
    • 3.3V to 5.0V at 5.0V VCC
  • Down translation:
    • 3.3V to 1.8V at 1.8V VCC
    • 3.3V to 2.5V at 2.5V VCC
    • 5.0V to 3.3V at 3.3V VCC
  • Logic output is referenced to VCC
  • Output drive:
    • 8mA output drive at 5V
    • 7mA output drive at 3.3V
    • 3mA output drive at 1.8V
  • Characterized up to 50MHz at 3.3V VCC
  • 5V tolerance on input pins
  • –40°C to 125°C operating temperature range
  • Latch-up performance exceeds 250mA per JESD 17
  • Supports standard logic pinouts
  • CMOS output B compatible with AUP1G and LVC1G families (1)

(1)Refer to the VIH/VIL and output drive for lower VCC condition.

The SN74LV1T126 is a single buffer gate with reduced input thresholds to support voltage translation applications.

The SN74LV1T126 is a single buffer gate with reduced input thresholds to support voltage translation applications.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Drop-in replacement with upgraded functionality to the compared device
NEW SN74LV1T126-Q1 ACTIVE Automotive single power supply, single buffer gate w/ 3-state output (active high enable) Automotive qualified with active-high enable

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet SN74LV1T126 Single Power Supply Single Buffer Gate with 3-State Output CMOS Logic Level Shifter datasheet (Rev. D) PDF | HTML 12 Feb 2024
Selection guide Voltage Translation Buying Guide (Rev. A) 15 Apr 2021
Application note Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B) 30 Apr 2015
Application note Selecting the Right Level Translation Solution (Rev. A) 22 Jun 2004

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

5-8-LOGIC-EVM — Generic logic evaluation module for 5-pin to 8-pin DCK, DCT, DCU, DRL and DBV packages

Flexible EVM designed to support any device that has a DCK, DCT, DCU, DRL, or DBV package in a 5 to 8 pin count.
User guide: PDF
Not available on TI.com
Simulation model

SN74LV1T126 Behavioral SPICE Model

SCLM182.ZIP (7 KB) - PSpice Model
Simulation model

SN74LV1T126 IBIS Model

SCLM110.ZIP (57 KB) - IBIS Model
Simulation model

SN74LV1T126 PSpice Model

SCEM570.ZIP (22 KB) - PSpice Model
Reference designs

TIDA-01572 — Stereo Evaluation Module Reference Design of the Digital Input, Class-D, IV Sense Audio Amplifier

This reference design provides a high-performance stereo audio subsystem for use in PC applications. It operates off a single supply, ranging from 4.5 V to 16 V, and features the TAS2770, a digital-input Class-D audio amplifier that provides excellent noise and distortion performance and is (...)
Design guide: PDF
Schematic: PDF
Package Pins Download
SOT-23 (DBV) 5 View options
SOT-SC70 (DCK) 5 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos