SN74LXC8T245

ACTIVE

8-bit dual-supply bus transceiver with configurable voltage-level shifting and tri-state outputs

SN74LXC8T245

ACTIVE

Product details

Technology family LXC Applications GPIO, JTAG, SPI, UART Bits (#) 8 High input voltage (min) (V) 0.44 High input voltage (max) (V) 5.5 Vout (min) (V) 1.1 Vout (max) (V) 5.5 Data rate (max) (Mbps) 420 IOH (max) (mA) -32 IOL (max) (mA) 32 Supply current (max) (µA) 12 Features Integrated pulldown resistors, Output enable, Overvoltage tolerant inputs, Partial power down (Ioff), Vcc disconnect, Vcc isolation Input type Schmitt-Trigger Output type 3-State Rating Catalog Operating temperature range (°C) -40 to 125
Technology family LXC Applications GPIO, JTAG, SPI, UART Bits (#) 8 High input voltage (min) (V) 0.44 High input voltage (max) (V) 5.5 Vout (min) (V) 1.1 Vout (max) (V) 5.5 Data rate (max) (Mbps) 420 IOH (max) (mA) -32 IOL (max) (mA) 32 Supply current (max) (µA) 12 Features Integrated pulldown resistors, Output enable, Overvoltage tolerant inputs, Partial power down (Ioff), Vcc disconnect, Vcc isolation Input type Schmitt-Trigger Output type 3-State Rating Catalog Operating temperature range (°C) -40 to 125
TSSOP (PW) 24 49.92 mm² 7.8 x 6.4 VQFN (RHL) 24 19.25 mm² 5.5 x 3.5 VSSOP (DGS) 24 29.89 mm² 6.1 x 4.9
  • Fully configurable dual-rail design allows each port to operate from 1.1 V to 5.5 V
  • Robust, glitch-free power supply sequencing
  • Up to 420-Mbps support for 3.3 V to 5.0 V
  • Schmitt-trigger inputs allow for slow or noisy inputs
  • I/Os with integrated dynamic pull-down resistors help reduce external component count
  • Control inputs with integrated static pull-down resistors allow for floating control inputs
  • High drive strength (up to 32 mA at 5 V)
  • Low power consumption:
    • 4-µA maximum (25°C)
    • 12-µA maximum (–40°C to 125°C)
  • VCC isolation and Vcc disconnect (Ioff-float) feature
    • If either VCC supply is < 100 mV or disconnected, all I/Os get pulled-down and then become high-impedance
  • Ioff supports partial-power-down mode operation
  • Compatible with LVC family level shifters
  • Control logic (DIR and OE) are referenced to VCCA
  • Operating temperature from –40°C to +125°C
  • Latch-up performance exceeds 100 mA per JESD 78, Class II
  • ESD protection exceeds JESD 22
    • 4000-V Human-Body Model
    • 1000-V Charged-Device Model
  • Fully configurable dual-rail design allows each port to operate from 1.1 V to 5.5 V
  • Robust, glitch-free power supply sequencing
  • Up to 420-Mbps support for 3.3 V to 5.0 V
  • Schmitt-trigger inputs allow for slow or noisy inputs
  • I/Os with integrated dynamic pull-down resistors help reduce external component count
  • Control inputs with integrated static pull-down resistors allow for floating control inputs
  • High drive strength (up to 32 mA at 5 V)
  • Low power consumption:
    • 4-µA maximum (25°C)
    • 12-µA maximum (–40°C to 125°C)
  • VCC isolation and Vcc disconnect (Ioff-float) feature
    • If either VCC supply is < 100 mV or disconnected, all I/Os get pulled-down and then become high-impedance
  • Ioff supports partial-power-down mode operation
  • Compatible with LVC family level shifters
  • Control logic (DIR and OE) are referenced to VCCA
  • Operating temperature from –40°C to +125°C
  • Latch-up performance exceeds 100 mA per JESD 78, Class II
  • ESD protection exceeds JESD 22
    • 4000-V Human-Body Model
    • 1000-V Charged-Device Model

The SN74LXC8T245 is an 8-bit, dual-supply noninverting bidirectional voltage level translation device. Ax pins and control pins (DIR and OE) are referenced to VCCA logic levels, and Bx pins are referenced to VCCB logic levels. The A port is able to accept I/O voltages ranging from 1.1 V to 5.5 V, while the B port can accept I/O voltages from 1.1 V to 5.5 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A when OE is set to low. When OE is set to high, both Ax and Bx pins are in the high-impedance state. See Device Functional Modes for a summary of the operation of the control logic.

The SN74LXC8T245 is an 8-bit, dual-supply noninverting bidirectional voltage level translation device. Ax pins and control pins (DIR and OE) are referenced to VCCA logic levels, and Bx pins are referenced to VCCB logic levels. The A port is able to accept I/O voltages ranging from 1.1 V to 5.5 V, while the B port can accept I/O voltages from 1.1 V to 5.5 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A when OE is set to low. When OE is set to high, both Ax and Bx pins are in the high-impedance state. See Device Functional Modes for a summary of the operation of the control logic.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device
SN54SLC8T245-SEP ACTIVE Radiation-tolerant, eight-bit, 0.65-V to 3.3-V, direction-controlled level translator SEP version of 8-bit direction controlled translator with Schmitt trigger Inputs
Same functionality with different pin-out to the compared device
SN74LV8T245 ACTIVE Single-supply octal-translating transceiver with tri-state outputs Single-supply version of 8-bit fixed direction translator

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 11
Type Title Date
* Data sheet SN74LXC8T245 8-bit Dual-Supply Bus Transceiver with Configurable Level Shifting and 3-State Outputs datasheet (Rev. A) PDF | HTML 14 Mar 2023
Application note Understanding Transient Drive Strength vs. DC Drive Strength in CMOS Output Buffers PDF | HTML 14 May 2024
Application brief Enabling Power-Efficient FPGA Designs With Level Translation PDF | HTML 30 Apr 2024
EVM User's guide TXV010xEVM Evaluation Module User's Guide PDF | HTML 05 Feb 2024
Product overview Enabling System on Module Industrial PC Connectivity With Level Translation PDF | HTML 03 Apr 2023
Application brief Enabling Next Generation Processors, FPGA, and ASSP with Voltage Level Translat PDF | HTML 17 Jan 2023
Application brief Enabling Smart Solar Inverter Designs with Level Translation PDF | HTML 31 Oct 2022
Application brief Enabling LED and LCD Indicators in Modern System Designs PDF | HTML 01 Aug 2022
Application brief Translate Voltages for RGMII (Rev. A) PDF | HTML 06 Aug 2021
Application brief Bringing Together 5G Signal Chains With Level Translation PDF | HTML 05 Mar 2021
Application note Translate Voltages for GPIO PDF | HTML 04 Aug 2020

Design & development

Please view the Design & development section on a desktop.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos