Startseite Taktgeber & Timing Takt-Jitter-Cleaner & Synchronisierer
Startseite
Taktgeber & Timing
Takt-Jitter-Cleaner & Synchronisierer

CDCM7005

AKTIV

Hochleistungsfähiger, rauscharmer Taktsynchronisierer mit geringem Versatz, der den Referenztaktgebe

Jetzt bestellen
Datenblatt

CDCM7005

AKTIV
Datenblatt Jetzt bestellen

Produktdetails

Function Single-loop PLL Number of outputs 5 Output frequency (min) (MHz) 0 Output frequency (max) (MHz) 1500 Input type LVCMOS (REF_CLK), LVPECL (VCXO_CLK) Output type LVCMOS, LVPECL Supply voltage (min) (V) 3 Supply voltage (max) (V) 3.6 Features Programmable Delay Rating Catalog Operating temperature range (°C) -40 to 85 Number of input channels 2
Function Single-loop PLL Number of outputs 5 Output frequency (min) (MHz) 0 Output frequency (max) (MHz) 1500 Input type LVCMOS (REF_CLK), LVPECL (VCXO_CLK) Output type LVCMOS, LVPECL Supply voltage (min) (V) 3 Supply voltage (max) (V) 3.6 Features Programmable Delay Rating Catalog Operating temperature range (°C) -40 to 85 Number of input channels 2
BGA (ZVA) 64 64 mm² 8 x 8 VQFN (RGZ) 48 49 mm² 7 x 7
  • High Performance LVPECL and LVCMOS PLL Clock Synchronizer
  • Two Reference Clock Inputs (Primary and Secondary Clock) for Redundancy Support With Manual or Automatic Selection
  • Accepts LVCMOS Input Frequencies up to 200 MHz
  • VCXO_IN Clock is Synchronized to One of the Two Reference Clocks
  • VCXO_IN Frequencies Up to 2.2 GHz (LVPECL)
  • Outputs Can Be a Combination of LVPECL and LVCMOS (Up to Five Differential LVPECL Outputs or up to 10 LVCMOS Outputs)
  • Output Frequency is Selectable by ×1, /2, /3, /4, /6, /8, /16 on Each Output Individually
  • Efficient Jitter Cleaning From Low PLL Loop Bandwidth
  • Low Phase Noise PLL Core
  • Programmable Phase Offset (PRI_REF and SEC_REF to Outputs)
  • Wide Charge Pump Current Range From
    200 µA to 3 mA
  • Dedicated Charge Pump Supply (VCC_CP) for Wide Tuning Voltage Range VCOs
  • Presets Charge Pump to VCC_CP/2 for Fast Center-Frequency Setting of VC(X)O
  • Analog and Digital PLL Lock Indication
  • Provides VBB Bias Voltage Output for Single-Ended Input Signals (VCXO_IN)
  • Frequency Hold-Over Mode Improves Fail-Safe Operation
  • Power-up Control Forces LVPECL Outputs to 3-State at VCC < 1.5 V
  • SPI Controllable Device Setting
  • 3.3-V Power Supply
  • Packaged in 64-Pin BGA (0.8 mm Pitch – ZVA) or 48-Pin QFN (RGZ)
  • Industrial Temperature Range –40°C to 85°C
  • High Performance LVPECL and LVCMOS PLL Clock Synchronizer
  • Two Reference Clock Inputs (Primary and Secondary Clock) for Redundancy Support With Manual or Automatic Selection
  • Accepts LVCMOS Input Frequencies up to 200 MHz
  • VCXO_IN Clock is Synchronized to One of the Two Reference Clocks
  • VCXO_IN Frequencies Up to 2.2 GHz (LVPECL)
  • Outputs Can Be a Combination of LVPECL and LVCMOS (Up to Five Differential LVPECL Outputs or up to 10 LVCMOS Outputs)
  • Output Frequency is Selectable by ×1, /2, /3, /4, /6, /8, /16 on Each Output Individually
  • Efficient Jitter Cleaning From Low PLL Loop Bandwidth
  • Low Phase Noise PLL Core
  • Programmable Phase Offset (PRI_REF and SEC_REF to Outputs)
  • Wide Charge Pump Current Range From
    200 µA to 3 mA
  • Dedicated Charge Pump Supply (VCC_CP) for Wide Tuning Voltage Range VCOs
  • Presets Charge Pump to VCC_CP/2 for Fast Center-Frequency Setting of VC(X)O
  • Analog and Digital PLL Lock Indication
  • Provides VBB Bias Voltage Output for Single-Ended Input Signals (VCXO_IN)
  • Frequency Hold-Over Mode Improves Fail-Safe Operation
  • Power-up Control Forces LVPECL Outputs to 3-State at VCC < 1.5 V
  • SPI Controllable Device Setting
  • 3.3-V Power Supply
  • Packaged in 64-Pin BGA (0.8 mm Pitch – ZVA) or 48-Pin QFN (RGZ)
  • Industrial Temperature Range –40°C to 85°C

The CDCM7005 is a high-performance, low phase noise and low skew clock synchronizer that synchronizes a VCXO (voltage controlled crystal oscillator) or VCO (voltage controlled oscillator) frequency to one of the two reference clocks. The programmable pre-divider M and the feedback-dividers N and P give a high flexibility to the frequency ratio of the reference clock to VC(X)O

VC(X)O_IN clock operates up to 2.2 GHz. Through the selection of external VC(X)O and loop filter components, the PLL loop bandwidth and damping factor can be adjust to meet different system requirements.

The CDCM7005 can lock to one of two reference clock inputs (PRI_REF and SEC_REF), supports frequency hold-over mode and fast-frequency-locking for fail-safe and increased system redundancy. The outputs of the CDCM7005 are user definable and can be any combination of up to five LVPECL outputs or up to 10 LVCMOS outputs. The built in synchronization latches ensure that all outputs are synchronized for low output skew.

All device settings, like outputs signaling, divider value, and input selection are programmable by SPI (3-wire serial peripheral interface). SPI allows individually control of the device settings.

The device operates in 3.3-V environment and is characterized for operation from –40°C to 85°C.

The CDCM7005 is a high-performance, low phase noise and low skew clock synchronizer that synchronizes a VCXO (voltage controlled crystal oscillator) or VCO (voltage controlled oscillator) frequency to one of the two reference clocks. The programmable pre-divider M and the feedback-dividers N and P give a high flexibility to the frequency ratio of the reference clock to VC(X)O

VC(X)O_IN clock operates up to 2.2 GHz. Through the selection of external VC(X)O and loop filter components, the PLL loop bandwidth and damping factor can be adjust to meet different system requirements.

The CDCM7005 can lock to one of two reference clock inputs (PRI_REF and SEC_REF), supports frequency hold-over mode and fast-frequency-locking for fail-safe and increased system redundancy. The outputs of the CDCM7005 are user definable and can be any combination of up to five LVPECL outputs or up to 10 LVCMOS outputs. The built in synchronization latches ensure that all outputs are synchronized for low output skew.

All device settings, like outputs signaling, divider value, and input selection are programmable by SPI (3-wire serial peripheral interface). SPI allows individually control of the device settings.

The device operates in 3.3-V environment and is characterized for operation from –40°C to 85°C.
open-in-new Andere Takt-Jitter-Cleaner & Synchronisierer suchen
Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 12
Typ Titel Datum
* Data sheet CDCM7005 3.3-V High Performance Clock Synchronizer and Jitter Cleaner datasheet (Rev. G) PDF | HTML 16 Aug 2017
* Radiation & reliability report CDCM7005MHFG-V Radiation Test Report 12 Nov 2014
EVM User's guide TSW3070EVM: Amplifier Interface to Current Sink DAC - (Rev. A) 23 Mai 2016
User guide GC5325 System Evaluation Kit (Rev. F) 20 Apr 2011
Application note TLK313x/CDCM7005 Multi-hop Performance 01 Nov 2009
EVM User's guide TSW4100EVM User's Guide (Rev. A) 16 Sep 2008
Product overview TSW3003: RF Transmit Signal Chain Demonstration Kit Bulletin 28 Sep 2006
User guide CDCM7005 (BGA Package) Evaluation Module Manual (Rev. A) 19 Dez 2005
EVM User's guide CDCM7005 (QFN Package) EVM Users Guide (Rev. A) 19 Dez 2005
Application note Phase Noise/Phase Jitter Performance of CDCM7005 26 Jul 2005
EVM User's guide CDCM7005 (QFN Package) EVM Manual 14 Jul 2005
User guide CDCM7005 (BGA Package) Evaluation Module Manual 27 Jun 2005

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

ADS5474EVM — ADS5474 14 Bit, 400 MSPS, ADC-Evaluierungsmodul

Das ADS5474EVM ist eine Platine, die es Entwicklern ermöglicht, den ADS5474 von Texas Instruments, einen 14-Bit-ADC mit 400 MSPS, zu testen. Mit der mitgelieferten Breakout-Platine für den Logikanalysator kann der LVDS-Ausgang des ADC direkt mit dem berührungslosen Tastkopf Agilent E5405A oder (...)

Benutzerhandbuch: PDF
Nicht verfügbar auf TI.com
Evaluierungsplatine

CDC7005QFN-EVM — CDC7005 QFN-Gehäuse-Evaluierungsmodul

The CDC7005 is a high-performance, low phase noise and low skew clock synchronizer that synchronizes voltage controlled crystal oscillator (VCXO) frequency to an external reference clock; generates very low phase noise (jitter) clock.

The PLL loop bandwidth and damping factor can be adjusted to meet (...)

Benutzerhandbuch: PDF
Nicht verfügbar auf TI.com
Evaluierungsplatine

CDCM7005BGA-EVM — CDCM7005 BGA-Gehäuse-Evaluierungsmodul

The CDCM7005 is a high-performance, low phase noise and low skew clock synchronizer that synchronizes voltage controlled crystal oscillator (VCXO) frequency to an external reference clock; generates very low phase noise (jitter) clock.

The PLL loop bandwidth and damping factor can be adjusted to (...)

Benutzerhandbuch: PDF
Nicht verfügbar auf TI.com
Evaluierungsplatine

CDCM7005QFN-EVM — CDCM7005 QFN-Gehäuse-Evaluierungsmodul

TheCDCM7005QFN-EVM is an evaluation module designed to aid in evaluating the performance of the CDCM7005, which is a high-performance, low phase noise and low skew clock synchronizer that synchronizes voltage controlled crystal oscillator (VCXO) frequency to an external reference clock; generates (...)

Benutzerhandbuch: PDF
Nicht verfügbar auf TI.com
Evaluierungsplatine

DAC5688EVM — DAC5688-Evaluierungsmodul

The DAC5688EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' dual-channel 16-bit 800 MSPS digital-to-analog converter (DAC) with wideband LVDS data input, integrated 2x/4x/8x interpolation filters, on-board clock multiplier and PLL, 32-bit NCO and (...)

Benutzerhandbuch: PDF
Nicht verfügbar auf TI.com
Simulationsmodell

CDCM7005 IBIS Model RGZ PKG With PKG Parasitics at 1kHz

SCAC062.ZIP (37 KB) - IBIS Model
Herunterladen
Simulationsmodell

CDCM7005 IBIS Model RGZ PKG With PKG Parasitics at 2GHz (Rev. B)

SCAC061B.ZIP (43 KB) - IBIS Model
Herunterladen
Simulationsmodell

CDCM7005 IBIS Model ZVA PKG With PKG Parasitics at 2GHz

SCAC060.ZIP (37 KB) - IBIS Model
Herunterladen
Berechnungstool

CDC-CDCM7005-CALC — PLL-Schleifenbandbreitenrechner für CDC7005 und CDCM7005

This tool helps to determine the right divider values (M, N & P) and to choose the filter type and components. This calculator will help to find out the appropriate loop bandwidth, phase margin, jitter peaking, etc. just varying the loop parameters like PFD frequency, filter components, Charge pump (...)
Optionen anzeigen
Designtool

CLOCK-TREE-ARCHITECT — Programmiersoftware Clock Tree Architect

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.
Jetzt entwickeln
Gerberdatei

CDCM7005BGA EVM Gerber Files

SCAC064.ZIP (669 KB)
Herunterladen
Gerberdatei

CDCM7005QFN EVM Gerber Files

SCAC065.ZIP (567 KB)
Herunterladen
Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Anfordern
Referenzdesigns

TIDA-01187 — LIDAR-gepulster Time-of-Flight-Referenzdesign unter Verwendung von Hochgeschwindigkeitsdatenwandlern

Time-of-flight (ToF) optical methods for measuring distance with high precision are utilized in a variety of applications, such as laser safety scanners, range finders, drones, and guidance systems. This design details the advantages of a high-speed data-converter-based solution, including target (...)
Design guide: PDF
Schaltplan: PDF
Referenzdesigns

TIDA-00075 — Frontend für Arbiträr-Wellenformgenerator mit Breitbandübertragung und hoher Spannung

Dieses Design demonstriert die Verwendung einer aktiven Schnittstelle mit dem Current-Sink-Ausgang des DAC5682Z. Zu den typischen Anwendungen dafür zählen Frontends für Arbiträr-Wellenformgeneratoren. Das EVM enthält den DAC5682Z für die Digital-Analog-Wandlung, einen (...)
Design guide: PDF
Schaltplan: PDF
Gehäuse Pins Herunterladen
BGA (ZVA) 64 Optionen anzeigen
VQFN (RGZ) 48 Optionen anzeigen
Es gelten die allgemeinen Geschäftsbedingungen von TI für Evaluierungsartikel.

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Alle Forenthemen auf Englisch anzeigen

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos