SN74ACT2229

Name: SN74ACT2229
Brand: TI
SKU: SN74ACT2229
Price: 8.34 USD

AKTIV

Unabhängige synchrone Dual-FIFO-Speicher 256 x 1 x 2

Jetzt bestellen

Datenblatt

document-pdfAcrobat Dual 64 X 1, Dual 256 X 1 First-In First-Out Memories datasheet (Rev. C) (Englisch)

SN74ACT2229

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Technology family

ACT

Rating

Military

Operating temperature range (°C)

-40 to 85

Technology family

ACT

Rating

Military

Operating temperature range (°C)

-40 to 85

SOIC (DW)

28

184.37 mm² 17.9 x 10.3

Dual Independent FIFOs Organized as:
64 Words by 1 Bit Each - SN74ACT2227
256 Words by 1 Bit Each - SN74ACT2229
Free-Running Read and Write Clocks Can Be Asynchronous or Coincident on Each FIFO
Input-Ready Flags Synchronized to Write Clocks
Output-Ready Flags Synchronized to Read Clocks
Half-Full and Almost-Full/Almost-Empty Flags
Support Clock Frequencies up to 60 MHz
Access Times of 9 ns
3-State Data Outputs
Low-Power Advanced CMOS Technology
Packaged in 28-Pin SOIC Package

Dual Independent FIFOs Organized as:
64 Words by 1 Bit Each - SN74ACT2227
256 Words by 1 Bit Each - SN74ACT2229
Free-Running Read and Write Clocks Can Be Asynchronous or Coincident on Each FIFO
Input-Ready Flags Synchronized to Write Clocks
Output-Ready Flags Synchronized to Read Clocks
Half-Full and Almost-Full/Almost-Empty Flags
Support Clock Frequencies up to 60 MHz
Access Times of 9 ns
3-State Data Outputs
Low-Power Advanced CMOS Technology
Packaged in 28-Pin SOIC Package

The SN74ACT2227 and SN74ACT2229 are dual FIFOs suited for a wide range of serial-data buffering applications including elastic stores for frequencies up to OC-1 telecommunication rates. Each FIFO on the chip is arranged as 64 × 1 (SN74ACT2227) or 256 × 1 (SN74ACT2229) and has control signals and status flags for independent operation. Output flags for each FIFO include input ready (1IR or 2IR), output ready (1OR or 2OR), half full (1HF or 2HF), and almost full/almost empty (1AF/AE or 2AF/AE).

Serial data is written into a FIFO on the low-to-high transition of the write-clock (1WRTCLK or 2WRTCLK) input when the write-enable (1WRTEN or 2WRTEN) input and input-ready flag (1IR or 2IR) output are both high. Serial data is read from a FIFO on the low-to-high transition of the read-clock (1RDCLK or 2RDCLK) input when the read-enable (1RDEN or 2RDEN) input and output-ready flag (1OR or 2OR) output are both high. The read and write clocks of a FIFO can be asynchronous to one another. A FIFO data output (1Q or 2Q) is in the high-impedance state when its output-enable (1OE or 2OE) input is low.

Each input-ready flag (1IR or 2IR) is synchronized by two flip-flop stages to its write clock (1WRTCLK or 2WRTCLK), and each output-ready flag (1OR or 2OR) is synchronized by three flip-flop stages to its read clock (1RDCLK or 2RDCLK). This multistage synchronization ensures reliable flag-output states when data is written and read asynchronously.

A half-full flag (1HF or 2HF) is high when the number of bits stored in its FIFO is greater than or equal to half the depth of the FIFO. An almost-full/almost-empty flag (1AF/AE or 2AF/AE) is high when eight or fewer bits are stored in its FIFO and when eight or fewer empty locations are left in the FIFO. A bit present on the data output is not stored in the FIFO.

The SN74ACT2227 and SN74ACT2229 are characterized for operation from -40°C to 85°C.

For more information on this device family, see the application report FIFOs With a Word Width of One Bit (literature number SCAA006).

The SN74ACT2227 and SN74ACT2229 are dual FIFOs suited for a wide range of serial-data buffering applications including elastic stores for frequencies up to OC-1 telecommunication rates. Each FIFO on the chip is arranged as 64 × 1 (SN74ACT2227) or 256 × 1 (SN74ACT2229) and has control signals and status flags for independent operation. Output flags for each FIFO include input ready (1IR or 2IR), output ready (1OR or 2OR), half full (1HF or 2HF), and almost full/almost empty (1AF/AE or 2AF/AE).

Serial data is written into a FIFO on the low-to-high transition of the write-clock (1WRTCLK or 2WRTCLK) input when the write-enable (1WRTEN or 2WRTEN) input and input-ready flag (1IR or 2IR) output are both high. Serial data is read from a FIFO on the low-to-high transition of the read-clock (1RDCLK or 2RDCLK) input when the read-enable (1RDEN or 2RDEN) input and output-ready flag (1OR or 2OR) output are both high. The read and write clocks of a FIFO can be asynchronous to one another. A FIFO data output (1Q or 2Q) is in the high-impedance state when its output-enable (1OE or 2OE) input is low.

Each input-ready flag (1IR or 2IR) is synchronized by two flip-flop stages to its write clock (1WRTCLK or 2WRTCLK), and each output-ready flag (1OR or 2OR) is synchronized by three flip-flop stages to its read clock (1RDCLK or 2RDCLK). This multistage synchronization ensures reliable flag-output states when data is written and read asynchronously.

A half-full flag (1HF or 2HF) is high when the number of bits stored in its FIFO is greater than or equal to half the depth of the FIFO. An almost-full/almost-empty flag (1AF/AE or 2AF/AE) is high when eight or fewer bits are stored in its FIFO and when eight or fewer empty locations are left in the FIFO. A bit present on the data output is not stored in the FIFO.

The SN74ACT2227 and SN74ACT2229 are characterized for operation from -40°C to 85°C.

For more information on this device family, see the application report FIFOs With a Word Width of One Bit (literature number SCAA006).

open-in-new

Andere Speziallogik-ICs suchen

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star

=Von TI ausgewählte Top-Empfehlungen für dieses Produkt

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.

Alle anzeigen 13

	Typ	Titel	Datum
*	Data sheet	Dual 64 X 1, Dual 256 X 1 First-In First-Out Memories datasheet (Rev. C)	01 Okt 1997
	Application note	Implications of Slow or Floating CMOS Inputs (Rev. E)	26 Jul 2021
	Selection guide	Logic Guide (Rev. AB)	12 Jun 2017
	Application note	Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)	02 Dez 2015
	User guide	LOGIC Pocket Data Book (Rev. B)	16 Jan 2007
	Application note	Semiconductor Packing Material Electrostatic Discharge (ESD) Protection	08 Jul 2004
	Application note	Selecting the Right Level Translation Solution (Rev. A)	22 Jun 2004
	Application note	TI IBIS File Creation, Validation, and Distribution Processes	29 Aug 2002
	Application note	CMOS Power Consumption and CPD Calculation (Rev. B)	01 Jun 1997
	Application note	Designing With Logic (Rev. C)	01 Jun 1997
	Application note	Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc	01 Apr 1996
	Application note	FIFOs With A Word Width Of One Bit (Rev. A)	01 Mär 1996
	Application note	Power-Dissipation Calculations for TI FIFO Products (Rev. A)	01 Mär 1996

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Gehäuse	Pins	Herunterladen
SOIC (DW)	28	Optionen anzeigen

Es gelten die allgemeinen Geschäftsbedingungen von TI für Evaluierungsartikel.

SN74ACT2229

Unabhängige synchrone Dual-FIFO-Speicher 256 x 1 x 2

SN74ACT2229

Produktdetails

Technische Dokumentation

Design und Entwicklung

Bestellen & Qualität

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Videoreihe

Videos