產品詳細資料

Sample rate (max) (Msps) 130 Resolution (Bits) 16 Number of input channels 1 Interface type Parallel LVDS Analog input BW (MHz) 1400 Features High Performance Rating Catalog Peak-to-peak input voltage range (V) 2.4 Power consumption (typ) (mW) 755 Architecture Pipeline SNR (dB) 78.5 ENOB (bit) 12.7 SFDR (dB) 95.5 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 130 Resolution (Bits) 16 Number of input channels 1 Interface type Parallel LVDS Analog input BW (MHz) 1400 Features High Performance Rating Catalog Peak-to-peak input voltage range (V) 2.4 Power consumption (typ) (mW) 755 Architecture Pipeline SNR (dB) 78.5 ENOB (bit) 12.7 SFDR (dB) 95.5 Operating temperature range (°C) -40 to 85 Input buffer No
WQFN (NKD) 64 81 mm² 9 x 9
  • Dual Supplies: 1.8V and 3.0V Operation
  • On Chip Automatic Calibration During Power-Up
  • Low Power Consumption
  • Multi-Level Multi-Function Pins for CLK/DF and PD
  • Power-Down and Sleep Modes
  • On Chip Precision Reference and Sample-and-Hold Circuit
  • On Chip Low Jitter Duty-Cycle Stabilizer
  • Offset Binary or 2's Complement Data Format
  • Full Data Rate LVDS Output Port
  • 64-pin WQFN Package (9x9x0.8, 0.5mm Pin-Pitch)

Key Specifications

  • High IF Sampling Receivers
  • Multi-carrier Base Station Receivers
    • GSM/EDGE, CDMA2000, UMTS, LTE, and WiMax
  • Test and Measurement Equipment
  • Communications Instrumentation
  • Data Acquisition
  • Portable Instrumentation

All trademarks are the property of their respective owners.

  • Dual Supplies: 1.8V and 3.0V Operation
  • On Chip Automatic Calibration During Power-Up
  • Low Power Consumption
  • Multi-Level Multi-Function Pins for CLK/DF and PD
  • Power-Down and Sleep Modes
  • On Chip Precision Reference and Sample-and-Hold Circuit
  • On Chip Low Jitter Duty-Cycle Stabilizer
  • Offset Binary or 2's Complement Data Format
  • Full Data Rate LVDS Output Port
  • 64-pin WQFN Package (9x9x0.8, 0.5mm Pin-Pitch)

Key Specifications

  • High IF Sampling Receivers
  • Multi-carrier Base Station Receivers
    • GSM/EDGE, CDMA2000, UMTS, LTE, and WiMax
  • Test and Measurement Equipment
  • Communications Instrumentation
  • Data Acquisition
  • Portable Instrumentation

All trademarks are the property of their respective owners.

The ADC16V130 is a monolithic high performance CMOS analog-to-digital converter capable of converting analog input signals into 16-bit digital words at rates up to 130 Mega Samples Per Second (MSPS). This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and external component count while providing excellent dynamic performance. Automatic power-up calibration enables excellent dynamic performance and reduces part-to-part variation, and the ADC16V130 could be re-calibrated at any time by asserting and then de-asserting power-down. An integrated low noise and stable voltage reference and differential reference buffer amplifier easies board level design. On-chip duty cycle stabilizer with low additive jitter allows wide duty cycle range of input clock without compromising its dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1.4 GHz. The digital data is provided via full data rate LVDS outputs – making possible the 64-pin, 9mm x 9mm WQFN package. The ADC16V130 operates on dual power supplies +1.8V and +3.0V with a power-down feature to reduce the power consumption to very low levels while allowing fast recovery to full operation.

The ADC16V130 is a monolithic high performance CMOS analog-to-digital converter capable of converting analog input signals into 16-bit digital words at rates up to 130 Mega Samples Per Second (MSPS). This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and external component count while providing excellent dynamic performance. Automatic power-up calibration enables excellent dynamic performance and reduces part-to-part variation, and the ADC16V130 could be re-calibrated at any time by asserting and then de-asserting power-down. An integrated low noise and stable voltage reference and differential reference buffer amplifier easies board level design. On-chip duty cycle stabilizer with low additive jitter allows wide duty cycle range of input clock without compromising its dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1.4 GHz. The digital data is provided via full data rate LVDS outputs – making possible the 64-pin, 9mm x 9mm WQFN package. The ADC16V130 operates on dual power supplies +1.8V and +3.0V with a power-down feature to reduce the power consumption to very low levels while allowing fast recovery to full operation.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 8
類型 標題 日期
* Data sheet ADC16V130 16-Bit, 130 MSPS A/D Converter with LVDS Outputs datasheet (Rev. E) 2013年 3月 15日
Application note Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A) 2015年 5月 22日
User guide ADC16V130 16-Bit, 130 MSPS AD Converter with LVDS Outputs Eval Bd User Guide (Rev. A) 2013年 7月 26日
Application note Why Use Oversampling when Undersampling Can Do the Job? (Rev. A) 2013年 7月 19日
Application note AN-2177 Using the LMH6554 as a ADC Driver (Rev. A) 2013年 4月 26日
Application note Drivng HSpeed ADCs w/LMH6521 DVGA for High IF AC-Coupled Apps (Rev. A) 2013年 4月 26日
Application note AN-1950 Silently Powering Low Noise Applications (Rev. A) 2013年 4月 22日
User guide SP16130CH4RB Low IF Receiver Reference Design User Guide 2012年 1月 27日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

支援軟體

WAVEVISION5 WaveVision 5 Software

WaveVision 5 software is part of the WaveVision evaluation system that also includes WaveVision 5 Data Capture Board. The WaveVision 5 system is an easy-to-use data acquisition and analysis tool, designed to help users evaluate Texas Instruments' Signal Path solutions.

While WaveVision 5 software (...)

支援產品和硬體

支援產品和硬體

產品
高速 ADC (≥10 MSPS)
ADC08D1020 8 位元、雙 1.0-GSPS 或單 2.0-GSPS 類比轉數位轉換器 (ADC) ADC08D1520 8 位元、雙 1.5-GSPS 或單 3.0-GSPS 類比轉數位轉換器 (ADC) ADC10D1000 10 位元、雙 1.0-GSPS 或單 2.0-GSPS 類比轉數位轉換器 (ADC) ADC10D1500 10 位元、雙 1.5-GSPS 或單 3.0-GSPS 類比轉數位轉換器 (ADC) ADC10DV200 雙通道、10 位元、200-MSPS 類比轉數位轉換器 (ADC) ADC12D1000 12 位元、雙 1.0-GSPS 或單 2.0-GSPS 類比轉數位轉換器 (ADC) ADC12D1000RF 12 位元、雙 1.0-GSPS 或單 2.0-GSPS、射頻取樣類比轉數位轉換器 (ADC) ADC12D1600 12 位元、雙 1.6-GSPS 或單 3.2-GSPS 類比轉數位轉換器 (ADC) ADC12D1600RF 12 位元、雙 1.6-GSPS 或單 3.2-GSPS、射頻取樣類比轉數位轉換器 (ADC) ADC12D1800 12 位元、雙 1.8GSPS 或單 3.6GSPS 類比轉數位轉換器 (ADC) ADC12D1800RF 12 位元、雙 1.8GSPS 或單 3.6GSPS、射頻取樣類比轉數位轉換器 (ADC) ADC12D500RF 12 位元、雙 500-MSPS 或單 1.0-GSPS、RF 取樣類比轉數位轉換器 (ADC) ADC12D800RF 12 位元、雙 800-MSPS 或單 1.6-GSPS、射頻取樣類比轉數位轉換器 (ADC) ADC14DC080 雙通道、14 位元、80-MSPS、1.0-GHz 輸入頻寬類比轉數位轉換器 (ADC) ADC16DV160 雙通道、16 位元、160-MSPS 類比轉數位轉換器 (ADC) ADC16V130 16 位元 130-MSPS 類比轉數位轉換器 (ADC)
硬體開發
開發板
ADC08D1520RB ADC08D1520RB:低功耗、8 位元、雙 1.5 GSPS 或單 3.0 GSPS A/D 轉換器參考基板 ADC12D1600RB 12 位元、雙路 1.6/1.8 GSPS 或單路 3.2/3.6 GSPS ADC 參考基板 ADC16DV160HFEB ADC16DV160HFEB 評估板 LM98640CVAL 具有 LVDS 輸出的雙通道、14 位元、40 MSPS 類比前端 WAVEVSN-BRD-5.1 WaveVision 5 資料擷取板 5.1 版
軟體
應用軟體及架構
WAVEVISION5 資料採集和分析軟體
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 引腳 下載
WQFN (NKD) 64 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片