產品詳細資料

Function Clock generator Number of outputs 10 Output frequency (max) (MHz) 1500 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type LVCMOS, LVPECL Output type LVCMOS, LVDS, LVPECL Operating temperature range (°C) -40 to 85 Features Integrated EEPROM, Programmable phase offset Rating Catalog
Function Clock generator Number of outputs 10 Output frequency (max) (MHz) 1500 Core supply voltage (V) 3.3 Output supply voltage (V) 3.3 Input type LVCMOS, LVPECL Output type LVCMOS, LVDS, LVPECL Operating temperature range (°C) -40 to 85 Features Integrated EEPROM, Programmable phase offset Rating Catalog
VQFN (RGC) 64 81 mm² 9 x 9
  • High Performance LVPECL, LVDS, LVCMOS PLL Clock Synchronizer
  • Two Reference Clock Inputs (Primary and Secondary Clock) for Redundancy
    Support with Manual or Automatic Selection
  • Accepts Two Differential Input (LVPECL or LVDS) References up to 500MHz
    (or Two LVCMOS Inputs up to 250MHz) as PLL Reference
  • VCXO_IN Clock is Synchronized to One of Two Reference Clocks
  • VCXO_IN Frequencies up to 1.5GHz (LVPECL)
    800MHz for LVDS and
    250MHz for LVCMOS Level Signaling
  • Outputs Can be a Combination of LVPECL, LVDS, and LVCMOS
    (Up to 10 Differential LVPECL or LVDS Outputs or up to
    20 LVCMOS Outputs), Output 9 can be Converted to an
    Auxiliary Input as a 2nd VC(X)O.
  • Output Divider is Selectable to Divide by 1, 2, 3, 4, 5, 6, 8, 10,
    12, 16, 18, 20, 24, 28, 30, 32, 36, 40, 42, 48, 50, 56, 60, 64, 70,
    or 80 On Each Output Individually up to Eight Dividers. (Except for
    Output 0 and 9, Output 0 Follows Output 1 Divider and Output 9
    Follows Output 8 Divider)
  • SPI Controllable Device Setting
  • Individual Output Enable Control via SPI Interface
  • Integrated On-Chip Non-Volatile Memory (EEPROM) to Store Settings
    without the Need to Apply High Voltage to the Device
  • Optional Configuration Pins to Select Between Two Default Settings
    Stored in EEPROM
  • Efficient Jitter Cleaning from Low PLL Loop Bandwidth
  • Very Low Phase Noise PLL Core
  • Programmable Phase Offset (Input Reference to Outputs)
  • Wide Charge-Pump Current Range From 200µA to 3mA
  • Presets Charge-Pump to VCC_CP/2 for Fast Center-Frequency
    Setting of VC(X)O, Controlled Via the SPI Bus
  • SERDES Startup Mode (Depending on VCXO Range)
  • Auxiliary Input: Output 9 can Serve as 2nd VCXO Input to Drive
    All Outputs or to Serve as PLL Feedback Signal
  • RESET or HOLD Input Pin to Serve as Reset or Hold Functions
  • REFERENCE SELECT for Manual Select Between Primary and Secondary
    Reference Clocks
  • POWER DOWN (PD) to Put Device in Standby Mode
  • Analog and Digital PLL Lock Indicator
  • Internally Generated VBB Bias Voltages for Single-Ended Input Signals
  • Frequency Hold-Over Mode Activated by HOLD Pin or SPI Bus to Improve
    Fail-Safe Operation
  • Input to All Outputs Skew Control
  • Individual Skew Control for Each Output with Each Output Divider
  • Packaged in a QFN-64 Package
  • ESD Protection Exceeds 2kV HBM
  • Industrial Temperature Range of –40°C to 85°
  • High Performance LVPECL, LVDS, LVCMOS PLL Clock Synchronizer
  • Two Reference Clock Inputs (Primary and Secondary Clock) for Redundancy
    Support with Manual or Automatic Selection
  • Accepts Two Differential Input (LVPECL or LVDS) References up to 500MHz
    (or Two LVCMOS Inputs up to 250MHz) as PLL Reference
  • VCXO_IN Clock is Synchronized to One of Two Reference Clocks
  • VCXO_IN Frequencies up to 1.5GHz (LVPECL)
    800MHz for LVDS and
    250MHz for LVCMOS Level Signaling
  • Outputs Can be a Combination of LVPECL, LVDS, and LVCMOS
    (Up to 10 Differential LVPECL or LVDS Outputs or up to
    20 LVCMOS Outputs), Output 9 can be Converted to an
    Auxiliary Input as a 2nd VC(X)O.
  • Output Divider is Selectable to Divide by 1, 2, 3, 4, 5, 6, 8, 10,
    12, 16, 18, 20, 24, 28, 30, 32, 36, 40, 42, 48, 50, 56, 60, 64, 70,
    or 80 On Each Output Individually up to Eight Dividers. (Except for
    Output 0 and 9, Output 0 Follows Output 1 Divider and Output 9
    Follows Output 8 Divider)
  • SPI Controllable Device Setting
  • Individual Output Enable Control via SPI Interface
  • Integrated On-Chip Non-Volatile Memory (EEPROM) to Store Settings
    without the Need to Apply High Voltage to the Device
  • Optional Configuration Pins to Select Between Two Default Settings
    Stored in EEPROM
  • Efficient Jitter Cleaning from Low PLL Loop Bandwidth
  • Very Low Phase Noise PLL Core
  • Programmable Phase Offset (Input Reference to Outputs)
  • Wide Charge-Pump Current Range From 200µA to 3mA
  • Presets Charge-Pump to VCC_CP/2 for Fast Center-Frequency
    Setting of VC(X)O, Controlled Via the SPI Bus
  • SERDES Startup Mode (Depending on VCXO Range)
  • Auxiliary Input: Output 9 can Serve as 2nd VCXO Input to Drive
    All Outputs or to Serve as PLL Feedback Signal
  • RESET or HOLD Input Pin to Serve as Reset or Hold Functions
  • REFERENCE SELECT for Manual Select Between Primary and Secondary
    Reference Clocks
  • POWER DOWN (PD) to Put Device in Standby Mode
  • Analog and Digital PLL Lock Indicator
  • Internally Generated VBB Bias Voltages for Single-Ended Input Signals
  • Frequency Hold-Over Mode Activated by HOLD Pin or SPI Bus to Improve
    Fail-Safe Operation
  • Input to All Outputs Skew Control
  • Individual Skew Control for Each Output with Each Output Divider
  • Packaged in a QFN-64 Package
  • ESD Protection Exceeds 2kV HBM
  • Industrial Temperature Range of –40°C to 85°

The CDCE72010 is a high-performance, low phase noise, and low skew clock synchronizer that synchronizes a VCXO (Voltage Controlled Crystal Oscillator) or VCO (Voltage Controlled Oscillator) frequency to one of two reference clocks. The clock path is fully programmable providing the user with a high degree of flexibility. The following relationship applies to the dividers:

Frequency (VCXO_IN or AUX_IN) / Frequency (PRI_REF or SEC_REF) = (P*N)/(R*M)

The VC(X)O_IN clock operates up to 1.5GHz through the selection of external VC(X)O and loop filter components. The PLL loop bandwidth and damping factor can be adjusted to meet different system requirements.

The CDCE72010 can lock to one of two reference clock inputs (PRI_REF and SEC_REF) and supports frequency hold-over mode for fail-safe and system redundancy. The outputs of the CDCE72010 are user definable and can be any combination of up to 10 LVPECL/LVDS outputs or up to 20 LVCMOS outputs. The built-in synchronization latches ensure that all outputs are synchronized for very low output skew.

All device settings, including output signaling, divider value selection, input selection, and many more, are programmable with the SPI (4-wire Serial Peripheral Interface). The SPI allows individual control of the device settings.

The device operates in a 3.3V environment and is characterized for operation from –40°C to +85°C.

The CDCE72010 is available in a 64-pin lead-free “green” plastic quad flatpack package with enhanced bottom thermal pad for heat dissipation. The Texas Instruments package designator is RGC (S-PQFP-N64).

The CDCE72010 is a high-performance, low phase noise, and low skew clock synchronizer that synchronizes a VCXO (Voltage Controlled Crystal Oscillator) or VCO (Voltage Controlled Oscillator) frequency to one of two reference clocks. The clock path is fully programmable providing the user with a high degree of flexibility. The following relationship applies to the dividers:

Frequency (VCXO_IN or AUX_IN) / Frequency (PRI_REF or SEC_REF) = (P*N)/(R*M)

The VC(X)O_IN clock operates up to 1.5GHz through the selection of external VC(X)O and loop filter components. The PLL loop bandwidth and damping factor can be adjusted to meet different system requirements.

The CDCE72010 can lock to one of two reference clock inputs (PRI_REF and SEC_REF) and supports frequency hold-over mode for fail-safe and system redundancy. The outputs of the CDCE72010 are user definable and can be any combination of up to 10 LVPECL/LVDS outputs or up to 20 LVCMOS outputs. The built-in synchronization latches ensure that all outputs are synchronized for very low output skew.

All device settings, including output signaling, divider value selection, input selection, and many more, are programmable with the SPI (4-wire Serial Peripheral Interface). The SPI allows individual control of the device settings.

The device operates in a 3.3V environment and is characterized for operation from –40°C to +85°C.

The CDCE72010 is available in a 64-pin lead-free “green” plastic quad flatpack package with enhanced bottom thermal pad for heat dissipation. The Texas Instruments package designator is RGC (S-PQFP-N64).

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 14
類型 標題 日期
* Data sheet Ten Output High Performance Clock Synchronizer, Jitter Cleaner &Clock Distrib datasheet (Rev. C) 2012年 1月 31日
Analog Design Journal Q3 2009 Issue Analog Applications Journal 2018年 9月 24日
User guide ADS42B4x - User's Guide (Rev. A) 2015年 1月 30日
EVM User's guide AFE722xEVM User's Guide 2013年 2月 5日
User guide TSW3725 Evaluation Module 2011年 10月 25日
Analog Design Journal 3Q 2011 Issue Analog Applications Journal 2011年 9月 16日
Application note Clock jitter analyzed in the time domain, Part 3 2011年 9月 16日
Analog Design Journal 4Q 2010 Issue Analog Applications Journal 2010年 11月 15日
Analog Design Journal Clock jitter analyzed in the time domain, Part 2 2010年 11月 15日
Analog Design Journal Impact of sampling-clock spurs on ADC performance 2009年 7月 14日
Application note CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 2008年 6月 8日
Application note Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 2008年 6月 2日
Application note Using the CDCE72010 as a Frequency Synthesizer 2008年 5月 31日
EVM User's guide 1.5-GHz Low-Phase Noise Clock Evaluation Board 2008年 5月 30日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

ADS4122EVM — ADS4122 12 位元、65-MSPS 類比轉數位轉換器評估模組

The ADS4122EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4122 device, an extremely low power 12-bit 65 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a flexible (...)

使用指南: PDF | HTML
TI.com 無法提供
開發板

ADS4129EVM — ADS4129 12 位元、250-MSPS 類比轉數位轉換器評估模組

The ADS4129EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' ADS4129 device, an extremely low power 12-bit 250 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a flexible environment to (...)

使用指南: PDF | HTML
TI.com 無法提供
開發板

ADS4142EVM — ADS4142 14 位元、65 MSPS 類比轉數位轉換器評估模組

The ADS4142EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4142 device, an extremely low power 14-bit 65 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a flexible (...)

使用指南: PDF | HTML
TI.com 無法提供
開發板

ADS41B25EVM — ADS41B25 12 位元、125-MSPS 類比轉數位轉換器評估模組

The ADS41B25EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS41B25 device, an extremely low power 12-bit 125 MSPS analog to digital converter with integrated high-impedance input buffer. The ADC features a configurable parallel DDR LVDS or CMOS (...)

使用指南: PDF | HTML
TI.com 無法提供
開發板

ADS41B29EVM — ADS41B29 12 位元、250-MSPS 類比轉數位轉換器評估模組

The ADS41B29EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS41B29 device, an extremely low power 12-bit 250 MSPS analog to digital converter with integrated high-impedance input buffer. The ADC features a configurable parallel DDR LVDS or CMOS (...)

使用指南: PDF | HTML
TI.com 無法提供
開發板

ADS41B49EVM — ADS41B49 14 位元、250-MSPS 類比轉數位轉換器評估模組

The ADS41B49EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS41B49 device, an extremely low power 14-bit 250 MSPS analog to digital converter with integrated high-impedance input buffer. The ADC features a configurable parallel DDR LVDS or CMOS (...)

使用指南: PDF | HTML
TI.com 無法提供
開發板

ADS4222EVM — ADS4222 雙通道、12 位元、65-MSPS 類比轉數位轉換器評估模組

  • The ADS4222EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4222 device, an extremely low power dual channel 12-bit 65 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a (...)
  • 使用指南: PDF
    TI.com 無法提供
    開發板

    ADS4225EVM — ADS4225 雙通道、12 位元、125-MSPS 類比轉數位轉換器評估模組

    The ADS4225EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4225 device, an extremely low power dual channel 12-bit 125 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a (...)

    使用指南: PDF
    TI.com 無法提供
    開發板

    ADS4229EVM — ADS4229 雙通道、12 位元、250-MSPS 類比轉數位轉換器評估模組

  • The ADS4229EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4229 device, an extremely low power dual channel 12-bit 250 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a (...)
  • 使用指南: PDF
    TI.com 無法提供
    開發板

    ADS4242EVM — ADS4242 雙通道、14 位元、65-MSPS 類比轉數位轉換器評估模組

    The ADS4242EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4242 device, an extremely low power dual channel 14-bit 65 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a (...)

    使用指南: PDF
    TI.com 無法提供
    開發板

    ADS4245EVM — ADS4245 雙通道、14 位元、125-MSPS 類比轉數位轉換器評估模組

    The ADS4245EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4245 device, an extremely low power dual channel 14-bit 125 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a (...)

    使用指南: PDF
    TI.com 無法提供
    開發板

    ADS4249EVM — ADS4249 雙通道、14 位元、250-MSPS 類比轉數位轉換器評估模組

    The ADS4249EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS4249 device, an extremely low power dual channel 14-bit 250 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a (...)

    使用指南: PDF
    TI.com 無法提供
    開發板

    ADS5482EVM — ADS5482 16 位元、105-MSPS 類比轉數位轉換器評估模組

    ADS5482EVM 是能讓設計人員評估德州儀器 (TI) ADS5482 裝置的電路板,這是具有 DDR LVDS 輸出的 16 位 105 MSPS ADC。借助提供的邏輯分析器分接板,可以使用 Agilent E5405A 或 Tektronix P6980 非接觸式探頭直接擷取 ADC LVDS 輸出。ADS5482EVM 還與 TI 的 TSW1400EVM 或 TSW1405EVM 高速 LVDS 評估和擷取系統相容,允許擷取樣本並將其傳遞到 PC,以進行快速分析和評估。

    ADS5482EVM 還包括德州儀器 (TI) 的新款 10 輸出低抖動時鐘同步器和抖動消除器裝置 - (...)

    使用指南: PDF
    TI.com 無法提供
    開發板

    ADS5484EVM — ADS5484 16 位元、170-MSPS 類比轉數位轉換器評估模組

    ADS5484EVM 是能讓設計人員評估德州儀器 (TI) ADS5484 裝置的電路板,具有 DDR LVDS 輸出的 16 位元 170 MSPS ADC。借助提供的邏輯分析器分接板,可以使用 Agilent E5405A 或 Tektronix P6980 非接觸式探頭直接擷取 ADC LVDS 輸出。

    ADS5484EVM 還與 TI 的 TSW1200EVM 高速 LVDS 評估和擷取系統相容,允許擷取樣本,並將其傳遞到 PC,以進行快速分析和評估。ADS5484EVM 還包括德州儀器 (TI) 的新款 10 輸出低抖動時鐘同步器和抖動消除器裝置 - CDCE72010,可用於驅動 (...)

    使用指南: PDF
    TI.com 無法提供
    開發板

    ADS58C28EVM — ADS58C28 雙通道、11 位元、200-MSPS 類比轉數位轉換器評估模組

    The ADS58C28EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' ADS58C28 device, a dual channel 11-bit 200 MSPS analog to digital converter featuring TI's SNRBoost technology. The ADC EVM features a DDR LVDS data output which is compatible with TI's (...)

    使用指南: PDF
    TI.com 無法提供
    開發板

    DAC5688EVM — DAC5688 評估模組

    The DAC5688EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' dual-channel 16-bit 800 MSPS digital-to-analog converter (DAC) with wideband LVDS data input, integrated 2x/4x/8x interpolation filters, on-board clock multiplier and PLL, 32-bit NCO and (...)

    使用指南: PDF
    TI.com 無法提供
    開發板

    TSW3085EVM — 寬頻發射訊號鏈評估板和參考設計

    The TSW3085 Evalutaion Module is a circuit board that allows system designers to evaluate the combined performance of Texas Instruments' transmit signal chain with the LMK04806B (formally National Semiconductor) low noise clock generator/jitter cleaner. For ease of use as a complete RF transmit (...)

    使用指南: PDF
    TI.com 無法提供
    開發模組 (EVM) 的 GUI

    SCAC100 CDCE72010EVM Control GUI

    支援產品和硬體

    支援產品和硬體

    產品
    時鐘產生器
    CDCE72010 10 輸出低抖動時脈同步器和抖動清除器
    模擬型號

    CDCE72010b IBIS Model (Rev. A)

    SCAC103A.ZIP (60 KB) - IBIS Model
    計算工具

    SCAC104 CDCE72010 PLL Loop Filter Calculator

    支援產品和硬體

    支援產品和硬體

    產品
    時鐘產生器
    CDCE72010 10 輸出低抖動時脈同步器和抖動清除器
    模擬工具

    PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

    PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
    封裝 引腳 下載
    VQFN (RGC) 64 檢視選項

    訂購與品質

    內含資訊:
    • RoHS
    • REACH
    • 產品標記
    • 鉛塗層/球物料
    • MSL 等級/回焊峰值
    • MTBF/FIT 估算值
    • 材料內容
    • 資格摘要
    • 進行中可靠性監測
    內含資訊:
    • 晶圓廠位置
    • 組裝地點

    建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

    支援與培訓

    內含 TI 工程師技術支援的 TI E2E™ 論壇

    內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

    若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

    影片