首頁 數據轉換器 數位轉類比轉換器 (DAC) 精密 DAC (≤10 MSPS)
首頁
數據轉換器
數位轉類比轉換器 (DAC)
精密 DAC (≤10 MSPS)

DAC8802

現行

14 位元雙通道序列介面倍頻數位轉類比轉換器

立即訂購
產品規格表

DAC8802

現行
產品規格表 立即訂購

產品詳細資料

Resolution (Bits) 14 Number of DAC channels 2 Interface type SPI Output type Unbuffered Current Settling time (µs) 0.5 Features Reset to Mid-Scale Reference type Ext Architecture Multiplying DAC Rating Catalog Output range (max) (mA/V) 2 Output range (min) (mA/V) 0 Sample/update rate (Msps) 2 Power consumption (typ) (mW) 0.025 Operating temperature range (°C) -40 to 85
Resolution (Bits) 14 Number of DAC channels 2 Interface type SPI Output type Unbuffered Current Settling time (µs) 0.5 Features Reset to Mid-Scale Reference type Ext Architecture Multiplying DAC Rating Catalog Output range (max) (mA/V) 2 Output range (min) (mA/V) 0 Sample/update rate (Msps) 2 Power consumption (typ) (mW) 0.025 Operating temperature range (°C) -40 to 85
TSSOP (PW) 16 32 mm² 5 x 6.4
  • Relative Accuracy: 1 LSB Max
  • Differential Nonlinearity: 1 LSB Max
  • 2-mA Full-Scale Current ±20%, with VREF = ±10 V
  • 0.5 µs Settling Time
  • Midscale or Zero-Scale Reset
  • Separate 4Q Multiplying Reference Inputs
  • Reference Bandwidth: 10 MHz
  • Reference Dynamics: -105 dB THD
  • SPI™-Compatible 3-Wire Interface: 50 MHz
  • Double Buffered Registers to Enable Simultaneous Multichannel Update
  • Internal Power-On Reset
  • Industry-Standard Pin Configuration
  • APPLICATIONS
    • Automatic Test Equipment
    • Instrumentation
    • Digitally Controlled Calibration

SPI is a trademark of Motorola, Inc.
All other trademarks are the property of their respective owners.
  • Relative Accuracy: 1 LSB Max
  • Differential Nonlinearity: 1 LSB Max
  • 2-mA Full-Scale Current ±20%, with VREF = ±10 V
  • 0.5 µs Settling Time
  • Midscale or Zero-Scale Reset
  • Separate 4Q Multiplying Reference Inputs
  • Reference Bandwidth: 10 MHz
  • Reference Dynamics: -105 dB THD
  • SPI™-Compatible 3-Wire Interface: 50 MHz
  • Double Buffered Registers to Enable Simultaneous Multichannel Update
  • Internal Power-On Reset
  • Industry-Standard Pin Configuration
  • APPLICATIONS
    • Automatic Test Equipment
    • Instrumentation
    • Digitally Controlled Calibration

SPI is a trademark of Motorola, Inc.
All other trademarks are the property of their respective owners.

The DAC8802 is a dual, 14-bit, current-output digital-to-analog converter (DAC) designed to operate from a single 2.7 V to 5.5 V supply.

The applied external reference input voltage VREF determines the full-scale output current. An internal feedback resistor (RFB) provides temperature tracking for the full-scale output when combined with an external I-to-V precision amplifier.

A doubled-buffered, serial data interface offers high-speed, 3-wire, SPI and microcontroller compatible inputs using serial data in (SDI), clock (CLK), and a chip-select (CS). A common level-sensitive load DAC strobe (LDAC) input allows simultaneous update of all DAC outputs from previously loaded input registers. Additionally, an internal power-on reset forces the output voltage to zero at system turn-on. An MSB pin allows system reset assertion (RS) to force all registers to zero code when MSB = 0, or to half-scale code when MSB = 1.

The DAC8802 is available in an TSSOP-16 package.

The DAC8802 is a dual, 14-bit, current-output digital-to-analog converter (DAC) designed to operate from a single 2.7 V to 5.5 V supply.

The applied external reference input voltage VREF determines the full-scale output current. An internal feedback resistor (RFB) provides temperature tracking for the full-scale output when combined with an external I-to-V precision amplifier.

A doubled-buffered, serial data interface offers high-speed, 3-wire, SPI and microcontroller compatible inputs using serial data in (SDI), clock (CLK), and a chip-select (CS). A common level-sensitive load DAC strobe (LDAC) input allows simultaneous update of all DAC outputs from previously loaded input registers. Additionally, an internal power-on reset forces the output voltage to zero at system turn-on. An MSB pin allows system reset assertion (RS) to force all registers to zero code when MSB = 0, or to half-scale code when MSB = 1.

The DAC8802 is available in an TSSOP-16 package.
open-in-new 尋找其它 精密 DAC (≤10 MSPS)
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳的功能與所比較的產品相同
DAC8812 現行 16 位元、雙序列輸入倍頻數位轉類比轉換器 16-bit device
功能相同，但引腳輸出與所比較的產品不同
DAC8801 現行 14 位單通道序列介面乘法數位轉類比轉換器 Single-channel device
DAC8805 現行 14 位元雙通道平行介面倍頻數位轉類比轉換器 Parallel interface device

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1
類型 標題 日期
* Data sheet Dual, Serial Input 14-Bit Multiplying Digital-to-Analog Converter datasheet (Rev. B) 2007年 2月 19日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

模擬型號

DAC8802 IBIS Model

SBAM061.ZIP (15 KB) - IBIS Model
下載
計算工具

ANALOG-ENGINEER-CALC — 類比工程師計算機

The Analog Engineer’s Calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting op-amp gain with feedback (...)
檢視選項
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
檢視選項
參考設計

TIDA-01427 — 適用於超音波的 2.3 nV/√Hz 差分、時間增益控制 (TGC) DAC 參考設計

The TIDA-01427 reference design provides a solution for differential signal chain used for generating a time-varying control voltage (VCNTL) to drive multiple AFE devices in a parallel configuration. TI's low-noise analog front ends (AFEs) for medical ultrasound have a time gain control (TGC) (...)
Design guide: PDF
電路圖: PDF
封裝 引腳 下載
TSSOP (PW) 16 檢視選項
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片