首頁 放大器 可編程與可變增益放大器 (PGA 與 VGA)
首頁
放大器
可編程與可變增益放大器 (PGA 與 VGA)

PGA112

現行

具 2 通道多工器的零漂移、100-µV 偏移、12-nV/√Hz 雜訊、RRO (二進位增益) 可編程增益放大器

立即訂購
產品規格表

PGA112

現行
產品規格表 立即訂購

產品詳細資料

Features Small Size PGA/VGA PGA Number of channels 2 Vs (max) (V) 5.5 Vs (min) (V) 2.2 BW at Acl (MHz) 10 Acl, min spec gain (V/V) 1 Slew rate (typ) (V/µs) 3 Gain (max) (dB) 42 Gain error (typ) (%) 0.006 Rating Catalog Operating temperature range (°C) -40 to 125
Features Small Size PGA/VGA PGA Number of channels 2 Vs (max) (V) 5.5 Vs (min) (V) 2.2 BW at Acl (MHz) 10 Acl, min spec gain (V/V) 1 Slew rate (typ) (V/µs) 3 Gain (max) (dB) 42 Gain error (typ) (%) 0.006 Rating Catalog Operating temperature range (°C) -40 to 125
VSSOP (DGS) 10 14.7 mm² 3 x 4.9
  • Rail-to-Rail Input and Output
  • Offset: 25 µV (Typical), 100 µV
    (Maximum)
  • Zerø Drift: 0.35 µV/°C (Typical), 1.2 µV/°C
    (Maximum)
  • Low Noise: 12 nV/√Hz
  • Input Offset Current: ±5 nA Maximum (25°C)
  • Gain Error: 0.1% Maximum (G ≥ 32),
    0.3% Maximum (G > 32)
  • Binary Gains: 1, 2, 4, 8, 16, 32, 64, 128 (PGA112,
    PGA116)
  • Scope Gains: 1, 2, 5, 10, 20, 50, 100, 200
    (PGA113, PGA117)
  • Gain Switching Time: 200 ns
  • 2 Channel MUX: PGA112, PGA113
    10 Channel MUX: PGA116, PGA117
  • Four Internal Calibration Channels
  • Amplifier Optimized for Driving CDAC ADCs
  • Output Swing: 50 mV to Supply Rails
  • AVDD and DVDD for Mixed Voltage Systems
  • IQ = 1.1 mA (Typical)
  • Software and Hardware Shutdown: IQ ≤ 4 µA
    (Typical)
  • Temperature Range: –40°C to 125°C
  • SPI™ Interface (10 MHz) With Daisy-Chain
    Capability
  • Rail-to-Rail Input and Output
  • Offset: 25 µV (Typical), 100 µV
    (Maximum)
  • Zerø Drift: 0.35 µV/°C (Typical), 1.2 µV/°C
    (Maximum)
  • Low Noise: 12 nV/√Hz
  • Input Offset Current: ±5 nA Maximum (25°C)
  • Gain Error: 0.1% Maximum (G ≥ 32),
    0.3% Maximum (G > 32)
  • Binary Gains: 1, 2, 4, 8, 16, 32, 64, 128 (PGA112,
    PGA116)
  • Scope Gains: 1, 2, 5, 10, 20, 50, 100, 200
    (PGA113, PGA117)
  • Gain Switching Time: 200 ns
  • 2 Channel MUX: PGA112, PGA113
    10 Channel MUX: PGA116, PGA117
  • Four Internal Calibration Channels
  • Amplifier Optimized for Driving CDAC ADCs
  • Output Swing: 50 mV to Supply Rails
  • AVDD and DVDD for Mixed Voltage Systems
  • IQ = 1.1 mA (Typical)
  • Software and Hardware Shutdown: IQ ≤ 4 µA
    (Typical)
  • Temperature Range: –40°C to 125°C
  • SPI™ Interface (10 MHz) With Daisy-Chain
    Capability

The PGA112 and PGA113 devices (binary and scope gains) offer two analog inputs, a three-pin SPI interface, and software shutdown in a 10-pin, VSSOP package. The PGA116 and PGA117 (binary and scope gains) offer 10 analog inputs, a SPI interface with daisy-chain capability, and hardware and software shutdown in a 20-pin TSSOP package.

All versions provide internal calibration channels for system-level calibration. The channels are tied to GND, 0.9 VCAL, 0.1 VCAL, and VREF, respectively. VCAL, an external voltage connected to Channel 0, is used as the system calibration reference. Binary gains are: 1, 2, 4, 8, 16, 32, 64, and 128; scope gains are: 1, 2, 5, 10, 20, 50, 100, and 200.

The PGA112 and PGA113 devices (binary and scope gains) offer two analog inputs, a three-pin SPI interface, and software shutdown in a 10-pin, VSSOP package. The PGA116 and PGA117 (binary and scope gains) offer 10 analog inputs, a SPI interface with daisy-chain capability, and hardware and software shutdown in a 20-pin TSSOP package.

All versions provide internal calibration channels for system-level calibration. The channels are tied to GND, 0.9 VCAL, 0.1 VCAL, and VREF, respectively. VCAL, an external voltage connected to Channel 0, is used as the system calibration reference. Binary gains are: 1, 2, 4, 8, 16, 32, 64, and 128; scope gains are: 1, 2, 5, 10, 20, 50, 100, and 200.
open-in-new 尋找其它 可編程與可變增益放大器 (PGA 與 VGA)
下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
引腳對引腳的功能與所比較的產品相同
PGA113 現行 具 2 通道多工器的零漂移、100-µV 偏移、12-nV/√Hz 雜訊、RRO (範圍增益) 可編程增益放大器 This device offers scope gains 1, 2, 5, 10, 20, 50, 100, 200 instead of binary gains
功能相同，但引腳輸出與所比較的產品不同
PGA116 現行 具 10 通道多工器的零漂移、100-µV 偏移、12-nV/√Hz 雜訊、RRO (二進位增益) 可編程增益放大器 This device offers 10 channel mux instead of 2 channel mux.
PGA117 現行 具 10 通道多工器的零漂移、100-µV 偏移、12-nV/√Hz 雜訊、RRO (範圍增益) 可編程增益放大器 This device offers 10 channel mux instead of 2 channel mux, and scope gains instead of binary gains

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet PGA11x Zerø-Drift Programmable Gain Amplifier With Mux datasheet (Rev. C) PDF | HTML 2015年 11月 30日
EVM User's guide PGA112/113EVM Users Guide (Rev. A) 2012年 5月 17日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

PGA112EVM-B — PGA112 評估模組 B 版

The PGA112EVM is an evaluation module that is used to fully evaluate the PGA112 programmable gain amplifier. The PGA112EVM consists of two printed circuit boards (PCBs). One board (the SM-USB-DIG Platform) generates the digital signals required to communicate with the PGA112. The second board is (...)

使用指南: PDF
TI.com 無法提供
驅動程式或資料庫

SPRCAE5 — Metrology Library and Software for Concerto F28M35H52C

lock = 需要匯出核准 (1 分鐘)
支援產品和硬體

支援產品和硬體

產品
C2000 即時微控制器
F28M35H52C — 具 250MIPS、1024KB 快閃記憶體的 C2000 ™ 雙核心 32 位元 MCU F28M35H52C-Q1 — 具 250 MIPS、1024 KB 快閃記憶體的車用 C2000™ 雙核心 32 位元 MCU
線性與低壓差 (LDO) 穩壓器
TLV1117 — 800-mA 15-V 線性電壓穩壓器
非反相緩衝器和驅動器
SN74LVC2G07 — 具有開漏輸出的 2 通道、1.65-V 至 5.5-V 緩衝器
可編程與可變增益放大器 (PGA 與 VGA)
PGA112 — 具 2 通道多工器的零漂移、100-µV 偏移、12-nV/√Hz 雜訊、RRO (二進位增益) 可編程增益放大器
精密度運算放大器 (Vos<1mV)
OPA4376 — 四路精密、低雜訊、低靜態電流運算放大器
功率運算放大器
AFE032 — 適用驅動低阻抗線路的低成本整合式電力線通訊 (PLC) 類比前端
lock 下載
支援軟體

SBOC272 — PGA112/113EVM Software

支援產品和硬體

支援產品和硬體

產品
可編程與可變增益放大器 (PGA 與 VGA)
PGA112 — 具 2 通道多工器的零漂移、100-µV 偏移、12-nV/√Hz 雜訊、RRO (二進位增益) 可編程增益放大器 PGA113 — 具 2 通道多工器的零漂移、100-µV 偏移、12-nV/√Hz 雜訊、RRO (範圍增益) 可編程增益放大器
下載
支援軟體

SBOC426 — PGA112/113EVM Source Code

支援產品和硬體

支援產品和硬體

產品
可編程與可變增益放大器 (PGA 與 VGA)
PGA112 — 具 2 通道多工器的零漂移、100-µV 偏移、12-nV/√Hz 雜訊、RRO (二進位增益) 可編程增益放大器 PGA113 — 具 2 通道多工器的零漂移、100-µV 偏移、12-nV/√Hz 雜訊、RRO (範圍增益) 可編程增益放大器
下載
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
要求
模擬工具

TINA-TI — 基於 SPICE 的類比模擬程式

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
使用指南: PDF
檢視選項
封裝 引腳 下載
VSSOP (DGS) 10 檢視選項
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片