SBAS997A February   2020  – June 2021 ADC09DJ1300-Q1 , ADC09QJ1300-Q1 , ADC09SJ1300-Q1

PRODUCTION DATA  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Description (continued)
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  Electrical Characteristics: DC Specifications
    6. 7.6  Electrical Characteristics: Power Consumption
    7. 7.7  Electrical Characteristics: AC Specifications
    8. 7.8  Timing Requirements
    9. 7.9  Switching Characteristics
    10. 7.10 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Device Comparison
      2. 8.3.2 Analog Input
        1. 8.3.2.1 Analog Input Protection
        2. 8.3.2.2 Full-Scale Voltage (VFS) Adjustment
        3. 8.3.2.3 Analog Input Offset Adjust
        4. 8.3.2.4 ADC Core
          1. 8.3.2.4.1 ADC Core Calibration
          2. 8.3.2.4.2 ADC Theory of Operation
          3. 8.3.2.4.3 Analog Reference Voltage
          4. 8.3.2.4.4 ADC Over-range Detection
          5. 8.3.2.4.5 Code Error Rate (CER)
        5. 8.3.2.5 Temperature Monitoring Diode
        6. 8.3.2.6 Timestamp
        7. 8.3.2.7 Clocking
          1. 8.3.2.7.1 Converter PLL (C-PLL) for Sampling Clock Generation
          2. 8.3.2.7.2 LVDS Clock Outputs (PLLREFO±, TRIGOUT±)
          3. 8.3.2.7.3 Optional CMOS Clock Outputs (ORC, ORD)
          4. 8.3.2.7.4 SYSREF for JESD204C Subclass-1 Deterministic Latency
            1. 8.3.2.7.4.1 SYSREF Capture for Multi-Device Synchronization and Deterministic Latency
            2. 8.3.2.7.4.2 SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing)
        8. 8.3.2.8 JESD204C Interface
          1. 8.3.2.8.1  Transport Layer
          2. 8.3.2.8.2  Scrambler
          3. 8.3.2.8.3  Link Layer
          4. 8.3.2.8.4  8B/10B Link Layer
            1. 8.3.2.8.4.1 Data Encoding (8B/10B)
            2. 8.3.2.8.4.2 Multiframes and the Local Multiframe Clock (LMFC)
            3. 8.3.2.8.4.3 Code Group Synchronization (CGS)
            4. 8.3.2.8.4.4 Initial Lane Alignment Sequence (ILAS)
            5. 8.3.2.8.4.5 Frame and Multiframe Monitoring
          5. 8.3.2.8.5  64B/66B Link Layer
            1. 8.3.2.8.5.1 64B/66B Encoding
            2. 8.3.2.8.5.2 Multiblocks, Extended Multiblocks and the Local Extended Multiblock Clock (LEMC)
              1. 8.3.2.8.5.2.1 Block, Multiblock and Extended Multiblock Alignment using Sync Header
                1. 8.3.2.8.5.2.1.1 Cyclic Redundancy Check (CRC) Mode
                2. 8.3.2.8.5.2.1.2 Forward Error Correction (FEC) Mode
            3. 8.3.2.8.5.3 Initial Lane Alignment
            4. 8.3.2.8.5.4 Block, Multiblock and Extended Multiblock Alignment Monitoring
          6. 8.3.2.8.6  Physical Layer
            1. 8.3.2.8.6.1 SerDes Pre-Emphasis
          7. 8.3.2.8.7  JESD204C Enable
          8. 8.3.2.8.8  Multi-Device Synchronization and Deterministic Latency
          9. 8.3.2.8.9  Operation in Subclass 0 Systems
          10. 8.3.2.8.10 Alarm Monitoring
            1. 8.3.2.8.10.1 Clock Upset Detection
            2. 8.3.2.8.10.2 FIFO Upset Detection
    4. 8.4 Device Functional Modes
      1. 8.4.1 Low Power Mode and High Performance Mode
      2. 8.4.2 JESD204C Modes
        1. 8.4.2.1 JESD204C Transport Layer Data Formats
        2. 8.4.2.2 64B/66B Sync Header Stream Configuration
        3. 8.4.2.3 Redundant Data Mode (Alternate Lanes)
      3. 8.4.3 Power-Down Modes
      4. 8.4.4 Test Modes
        1. 8.4.4.1  Serializer Test-Mode Details
        2. 8.4.4.2  PRBS Test Modes
        3. 8.4.4.3  Clock Pattern Mode
        4. 8.4.4.4  Ramp Test Mode
        5. 8.4.4.5  Short and Long Transport Test Mode
          1. 8.4.4.5.1 Short Transport Test Pattern
        6. 8.4.4.6  D21.5 Test Mode
        7. 8.4.4.7  K28.5 Test Mode
        8. 8.4.4.8  Repeated ILA Test Mode
        9. 8.4.4.9  Modified RPAT Test Mode
        10. 8.4.4.10 Calibration Modes and Trimming
          1. 8.4.4.10.1 Foreground Calibration Mode
          2. 8.4.4.10.2 Background Calibration Mode
          3. 8.4.4.10.3 Low-Power Background Calibration (LPBG) Mode
        11. 8.4.4.11 Offset Calibration
        12. 8.4.4.12 Trimming
    5. 8.5 Programming
      1. 8.5.1 Using the Serial Interface
      2. 8.5.2 SCS
      3. 8.5.3 SCLK
      4. 8.5.4 SDI
      5. 8.5.5 SDO
      6. 8.5.6 Streaming Mode
    6. 8.6 SPI_Register_Map Registers
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Applications
      1. 9.2.1 Light Detection and Ranging (LiDAR) Digitizer
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
          1. 9.2.1.2.1 Analog Front-End Requirements
          2. 9.2.1.2.2 Calculating Clock and SerDes Frequencies
        3. 9.2.1.3 Application Curves
        4. 9.2.1.4 Quad Channel Hand-Held 1.25-GSPS 625-MSPS Oscilloscope
      2. 9.2.2 Initialization Set Up
  10. 10Power Supply Recommendations
    1. 10.1 Power Sequencing
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Support
    2. 12.2 Documentation Support
    3. 12.3 Receiving Notification of Documentation Updates
    4. 12.4 Support Resources
    5. 12.5 Trademarks
    6. 12.6 Electrostatic Discharge Caution
    7. 12.7 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

7.6 Electrical Characteristics: Power Consumption

typical values at TA = 25°C, VA19 = 1.9 V, VPLL19 = 1.9 V, VREFO = 1.9 V, VTRIG = 1.1V, VA11 = 1.1 V, VD11 = 1.1 V, default full-scale voltage (VFS = 0.8 VPP), fIN = 97 MHz, AIN = –1 dBFS, fCLK = 1.3 GHz, filtered 1-VPP sine-wave clock applied to CLK±, PLL disabled, JMODE = 0, High Performance Mode and foreground calibration (unless otherwise noted); minimum and maximum values are at nominal supply voltages and over the operating free-air temperature range provided in the Recommended Operating Conditions table
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
IVA19 1.9-V analog supply current Power mode 1a: Quad channel, JMODE 0 (9-bit, 8 lanes, 8B/10B encoding), FG calibration, PLL_EN = 0, fS = 1.3 GSPS, High Performance Mode 667 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 576 mA
IVD11 1.1-V digital supply current 600 mA
PDIS Power dissipation 2.56 W
IVA19 1.9-V analog supply current Power mode 1b: Duad channel, JMODE 0 (9-bit, 8 lanes, 8B/10B encoding), FG calibration, PLL_EN = 0, fS = 1.3 GSPS, High Performance Mode 385 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 452 mA
IVD11 1.1-V digital supply current 379 mA
PDIS Power dissipation 1.64 W
IVA19 1.9-V analog supply current Power mode 1c: Single channel, JMODE 0 (9-bit, 8 lanes, 8B/10B encoding), FG calibration, PLL_EN = 0, fS = 1.3 GSPS, High Performance Mode 257 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 419 mA
IVD11 1.1-V digital supply current 236 mA
PDIS Power dissipation 1.2 W
IVA19 1.9-V analog supply current Power mode 2a: Quad channel, JMODE 8 (9-bit, 4 lanes, 64B/66B encoding), LPBG calibration, PLL_EN = 0, fS = 1.0 GSPS, Low Power Mode 565 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 400 mA
IVD11 1.1-V digital supply current 387 mA
PDIS Power dissipation 1.95(1) W
IVA19 1.9-V analog supply current Power mode 2b: Dual channel, JMODE 8 (9-bit, 4 lanes, 64B/66B encoding), LPBG calibration, PLL_EN = 0, fS = 1.0 GSPS, Low Power Mode 347 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 344 mA
IVD11 1.1-V digital supply current 239 mA
PDIS Power dissipation 1.3(1) W
IVA19 1.9-V analog supply current Power mode 2c: Single channel, JMODE 8 (9-bit, 4 lanes, 64B/66B encoding), LPBG calibration, PLL_EN = 0, fS = 1.0 GSPS, Low Power Mode 240 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 322 mA
IVD11 1.1-V digital supply current 179 mA
PDIS Power dissipation 1.01(1) W
IVA19 1.9-V analog supply current Power mode 3a: Quad channel, JMODE 8 (9-bit, 4 lanes, 64B/66B encoding), LPBG calibration, PLL_EN = 1, PLLREF_SE = 1, fREF= 50 MHz, TRIGOUT± enabled, fS = 1.0 GSPS, Low Power Mode 565 mA
IVPLL19 PLL analog supply current 60 mA
IVREFO PLLREFO± analog supply current 12 mA
IVTRIG TRIGOUT± analog supply current 5.4 mA
IVA11 1.1-V analog supply current 375 mA
IVD11 1.1-V digital supply current 387 mA
PDIS Power dissipation 2.07(1) W
IVA19 1.9-V analog supply current Power mode 3b: Dual channel, JMODE 8 (9-bit, 4 lanes, 64B/66B encoding), LPBG calibration, PLL_EN = 1, PLLREF_SE = 1, fREF= 50 MHz, TRIGOUT± enabled, fS = 1.0 GSPS, Low Power Mode 348 mA
IVPLL19 PLL analog supply current 58 mA
IVREFO PLLREFO± analog supply current 12 mA
IVTRIG TRIGOUT± analog supply current 5.4 mA
IVA11 1.1-V analog supply current 332 mA
IVD11 1.1-V digital supply current 239 mA
PDIS Power dissipation 1.45(1) W
IVA19 1.9-V analog supply current Power mode 3c: Single channel, JMODE 8 (9-bit, 4 lanes, 64B/66B encoding), LPBG calibration, PLL_EN = 1, PLLREF_SE = 1, fREF= 50 MHz, TRIGOUT± enabled, fS = 1.0 GSPS, Low Power Mode 241 mA
IVPLL19 PLL analog supply current 59 mA
IVREFO PLLREFO± analog supply current 12.5 mA
IVTRIG TRIGOUT± analog supply current 5.4 mA
IVA11 1.1-V analog supply current 312 mA
IVD11 1.1-V digital supply current 178 mA
PDIS Power dissipation 1.15(1) W
IVA19 1.9-V analog supply current Power mode 4a: Quad channel, JMODE 7 (8-bit, 4 lanes, 64B/66B encoding), FG calibration, PLL_EN = 0, fS = 1.0 GSPS, Low Power Mode 540 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 371 mA
IVD11 1.1-V digital supply current 295 mA
PDIS Power dissipation 1.74 W
IVA19 1.9-V analog supply current Power mode 4b: Dual channel, JMODE 7 (8-bit, 4 lanes, 64B/66B encoding), FG calibration, PLL_EN = 0, fS = 1.0 GSPS, Low Power Mode 335 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 323 mA
IVD11 1.1-V digital supply current 180 mA
PDIS Power dissipation 1.19 W
IVA19 1.9-V analog supply current Power mode 4c: Single channel, JMODE 7 (8-bit, 4 lanes, 64B/66B encoding), FG calibration, PLL_EN = 0, fS = 1.0 GSPS, Low Power Mode 228 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 301 mA
IVD11 1.1-V digital supply current 136 mA
PDIS Power dissipation 0.91 W
IVA19 1.9-V analog supply current Power mode 5a: Quad channel, JMODE 0 (9-bit, 8 lanes, 8B/10B encoding), BG calibration, PLL_EN = 1, PLLREF_SE = 0, fREF= 50 MHz, TRIGOUT± enabled, fS = 1.3 GSPS, High Performance Mode 815 mA
IVPLL19 PLL analog supply current 60 mA
IVREFO PLLREFO± analog supply current 13 mA
IVTRIG TRIGOUT± analog supply current 6 mA
IVA11 1.1-V analog supply current 607 mA
IVD11 1.1-V digital supply current 580 mA
PDIS Power dissipation 3.04 W
IVA19 1.9-V analog supply current Power mode 5b: Dual channel, JMODE 0 (9-bit, 8 lanes, 8B/10B encoding), BG calibration, PLL_EN = 1, PLLREF_SE = 0, fREF= 50 MHz, TRIGOUT± enabled, fS = 1.3 GSPS, High Performance Mode 528 mA
IVPLL19 PLL analog supply current 59 mA
IVREFO PLLREFO± analog supply current 12.5 mA
IVTRIG TRIGOUT± analog supply current 5.4 mA
IVA11 1.1-V analog supply current 504 mA
IVD11 1.1-V digital supply current 380 mA
PDIS Power dissipation 2.13 W
IVA19 1.9-V analog supply current Power mode 5c: Single channel, JMODE 0 (9-bit, 8 lanes, 8B/10B encoding), BG calibration, PLL_EN = 1, PLLREF_SE = 0, fREF= 50 MHz, TRIGOUT± enabled, fS = 1.3 GSPS, High Performance Mode 392 mA
IVPLL19 PLL analog supply current 59 mA
IVREFO PLLREFO± analog supply current 13 mA
IVTRIG TRIGOUT± analog supply current 5.4 mA
IVA11 1.1-V analog supply current 470 mA
IVD11 1.1-V digital supply current 245 mA
PDIS Power dissipation 1.68 W
IVA19 1.9-V analog supply current Power mode 6: Power-down enabled (PD = 1) 48 mA
IVPLL19 PLL analog supply current 0 mA
IVREFO PLLREFO± analog supply current 0 mA
IVTRIG TRIGOUT± analog supply current 0 mA
IVA11 1.1-V analog supply current 32 mA
IVD11 1.1-V digital supply current 17 mA
PDIS Power dissipation 0.155 W
(1) Low-power background (LPBG) calibration supply current and power dissipation numbers are in the calibration sleep state. The power dissipation in this mode increases to the background (BG) calibration power consumption during the calibration state. The sleep period can be controlled by the user and long sleep periods will average out the calibration state power dissipation contribution.