SNLS407D April   2012  – October 2014 DS90UB925Q-Q1

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 Handling Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 DC Electrical Characteristics
    6. 6.6 AC Electrical Characteristics
    7. 6.7 Recommended Timing for the Serial Control Bus
    8. 6.8 Switching Characteristics
    9. 6.9 Typical Charateristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  High Speed Forward Channel Data Transfer
      2. 7.3.2  Low Speed Back Channel Data Transfer
      3. 7.3.3  Backward Compatible Mode
      4. 7.3.4  Common Mode Filter Pin (CMF)
      5. 7.3.5  Video Control Signal Filter
      6. 7.3.6  EMI Reduction Features
        1. 7.3.6.1 Input SSC Tolerance (SSCT)
      7. 7.3.7  LVCMOS VDDIO Option
      8. 7.3.8  Power Down (PDB)
      9. 7.3.9  Remote Auto Power Down Mode
      10. 7.3.10 Input PCLK Loss Detect
      11. 7.3.11 Serial Link Fault Detect
      12. 7.3.12 Pixel Clock Edge Select (RFB)
      13. 7.3.13 Low Frequency Optimization (LFMODE)
      14. 7.3.14 Interrupt Pin — Functional Description And Usage (INTB)
      15. 7.3.15 Internal Pattern Generation
      16. 7.3.16 GPIO[3:0] and GPO_REG[8:4]
        1. 7.3.16.1 GPIO[3:0] Enable Sequence
        2. 7.3.16.2 GPO_REG[8:4] Enable Sequence
      17. 7.3.17 I2S Transmitting
        1. 7.3.17.1 Secondary I2S Channel
      18. 7.3.18 Built In Self Test (BIST)
        1. 7.3.18.1 BIST Configuration and Status
          1. 7.3.18.1.1 Sample BIST Sequence
        2. 7.3.18.2 Forward Channel And Back Channel Error Checking
    4. 7.4 Device Functional Modes
      1. 7.4.1 Configuration Select (MODE_SEL)
      2. 7.4.2 Repeater Application
        1. 7.4.2.1 Repeater Configuration
        2. 7.4.2.2 Repeater Connections
    5. 7.5 Programming
    6. 7.6 Register Maps
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curves
  9. 9 Power Supply Recommendations
    1. 9.1 Power Up Requirements and PDB Pin
    2. 9.2 CML Interconnect Guidelines
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Documentation Support
      1. 11.1.1 Related Documentation
    2. 11.2 Trademarks
    3. 11.3 Electrostatic Discharge Caution
    4. 11.4 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

5 Pin Configuration and Functions

DS90UB925Q-Q1
48 Pin WQFN
Top View
30143319.gif

Pin Functions

PIN NAME PIN # I/O, TYPE DESCRIPTION
LVCMOS PARALLEL INTERFACE
DIN[23:0] / R[7:0], G[7:0], B[7:0] 25, 26, 27, 28, 29, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 1, 2 I, LVCMOS
w/ pull down 		Parallel Interface Data Input Pins
Leave open if unused
DIN0 / R0 can optionally be used as GPIO0 and DIN1 / R1 can optionally be used as GPIO1
DIN8 / G0 can optionally be used as GPIO2 and DIN9 /G1 can optionally be used as GPIO3
DIN16 / B0 can optionally be used as GPIO4 and DIN17 / B1 can optionally be used as GPIO5
HS 3 I, LVCMOS
w/ pull down 		Horizontal Sync Input Pin
Video control signal pulse width must be 3 PCLKs or longer to be transmitted when the Control Signal Filter is enabled. There is no restriction on the minimum transition pulse when the Control Signal Filter is disabled. The signal is limited to 2 transitions per 130 PCLKs.
See Table 6.
VS 4 I, LVCMOS
w/ pull down		 Vertical Sync Input Pin
Video control signal is limited to 1 transition per 130 PCLKs. Thus, the minimum pulse width is 130 PCLKs.
DE 5 I, LVCMOS
w/ pull down 		Data Enable Input Pin
Video control signal pulse width must be 3 PCLKs or longer to be transmitted when the Control Signal Filter is enabled. There is no restriction on the minimum transition pulse when the Control Signal Filter is disabled. The signal is limited to 2 transitions per 130 PCLKs.
See Table 6.
PCLK 10 I, LVCMOS
w/ pull down		 Pixel Clock Input Pin. Strobe edge set by RFB configuration register. See Table 6.
I2S_CLK, I2S_WC, I2S_DA 13, 12, 11 I, LVCMOS
w/ pull down		 Digital Audio Interface Data Input Pins
Leave open if unused
I2S_CLK can optionally be used as GPO_REG8, I2S_WC can optionally be used as GPO_REG7, and I2S_DA can optionally be used as GPO_REG6.
OPTIONAL PARALLEL INTERFACE
I2S_DB 44 I, LVCMOS
w/ pull down		 Second Channel Digital Audio Interface Data Input pin at 18–bit color mode and set by MODE_SEL pin or configuration register
Leave open if unused
I2S_DB can optionally be used as DIN17 or GPO_REG5.
GPIO[3:0] 36, 35, 26, 25 I/O, LVCMOS
w/ pull down		 General Purpose IOs. Available only in 18-bit color mode, and set by MODE_SEL pin or configuration register. See Table 6.
Leave open if unused.
Shared with DIN9, DIN8, DIN1 and DIN0
GPO_REG[8:4] 13, 12, 11, 44, 43 O, LVCMOS
w/ pull down		 General Purpose Outputs and set by configuration register. See Table 6.
Share with I2S_CLK, I2S_WC, I2S_DA, I2S_DB or DIN17, DIN16.
CONTROL
PDB 21 I, LVCMOS
w/ pull-down		 Power-down Mode Input Pin
PDB = H, device is enabled (normal operation)
Refer to Power Up Requirements and PDB Pin section.
PDB = L, device is powered down.
When the device is in the powered down state, the Driver Outputs are both HIGH, the PLL is shutdown, and IDD is minimized. Control Registers are RESET.
MODE_SEL 24 I, Analog Device Configuration Select. See Table 4.
I2C
IDx 6 I, Analog I2C Serial Control Bus Device ID Address Select
External pull-up to VDD33 is required under all conditions, DO NOT FLOAT.
Connect to external pull-up and pull-down resistor to create a voltage divider. See Figure 19.
SCL 8 I/O, LVCMOS
Open Drain		 I2C Clock Input / Output Interface
Must have an external pull-up to VDD33, DO NOT FLOAT.
Recommended pull-up: 4.7kΩ.
SDA 9 I/O, LVCMOS
Open Drain		 I2C Data Input / Output Interface
Must have an external pull-up to VDD33, DO NOT FLOAT.
Recommended pull-up: 4.7kΩ.
STATUS
INTB 31 O, LVCMOS
Open Drain		 Interrupt
INTB = H, normal
INTB = L, Interrupt request
Recommended pull-up: 4.7kΩ to VDDIO
FPD-LINK III SERIAL INTERFACE
DOUT+ 20 O, LVDS True Output
The output must be AC-coupled with a 0.1µF capacitor.
DOUT- 19 O, LVDS Inverting Output
The output must be AC-coupled with a 0.1µF capacitor.
CMF 23 Analog Common Mode Filter.
Connect 0.1µF to GND
POWER AND GROUND (1)
VDD33 22 Power Power to on-chip regulator 3.0 V - 3.6 V. Requires 4.7 uF to GND
VDDIO 30 Power LVCMOS I/O Power 1.8 V ±5% OR 3.0 V - 3.6 V. Requires 4.7 uF to GND
GND DAP Ground DAP is the large metal contact at the bottom side, located at the center of the WQFN package. Connect to the ground plane (GND) with at least 9 vias.
REGULATOR CAPACITOR
CAPHS12, CAPP12 17, 14 CAP Decoupling capacitor connection for on-chip regulator. Requires a 4.7uF to GND at each CAP pin.
CAPL12 7 CAP Decoupling capacitor connection for on-chip regulator. Requires two 4.7uF to GND at this CAP pin.
OTHERS
NC 16 NC Do not connect.
RES[1:0] 18, 15 GND Reserved. Tie to Ground.
(1) The VDD (VDD33 and VDDIO) supply ramp should be faster than 1.5 ms with a monotonic rise.