SNLS605C July   2018  – April 2024 DS90UB935-Q1

PRODUCTION DATA  

  1.   1
  2. Features
  3. Applications
  4. Description
  5. Pin Configuration and Functions
  6. Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Recommended Timing for the Serial Control Bus
    7. 5.7 Timing Diagrams
    8. 5.8 Typical Characteristics
  7. Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 CSI-2 Receiver
        1. 6.3.1.1 CSI-2 Receiver Operating Modes
        2. 6.3.1.2 CSI-2 Receiver High-Speed Mode
        3. 6.3.1.3 CSI-2 Protocol Layer
        4. 6.3.1.4 CSI-2 Short Packet
        5. 6.3.1.5 CSI-2 Long Packet
        6. 6.3.1.6 CSI-2 Errors and Detection
          1. 6.3.1.6.1 CSI-2 ECC Detection and Correction
          2. 6.3.1.6.2 CSI-2 Check Sum Detection
          3. 6.3.1.6.3 D-PHY Error Detection
          4. 6.3.1.6.4 CSI-2 Receiver Status
      2. 6.3.2 FPD-Link III Forward Channel Transmitter
        1. 6.3.2.1 Frame Format
      3. 6.3.3 FPD-Link III Back Channel Receiver
      4. 6.3.4 Serializer Status and Monitoring
        1. 6.3.4.1 Forward Channel Diagnostics
        2. 6.3.4.2 Back Channel Diagnostics
        3. 6.3.4.3 Voltage and Temperature Sensing
          1. 6.3.4.3.1 Programming Example
        4. 6.3.4.4 Built-In Self Test
      5. 6.3.5 FrameSync Operation
        1. 6.3.5.1 External FrameSync
        2. 6.3.5.2 Internally Generated FrameSync
      6. 6.3.6 GPIO Support
        1. 6.3.6.1 GPIO Status
        2. 6.3.6.2 GPIO Input Control
        3. 6.3.6.3 GPIO Output Control
        4. 6.3.6.4 Forward Channel GPIO
        5. 6.3.6.5 Back Channel GPIO
    4. 6.4 Device Functional Modes
      1. 6.4.1 Clocking Modes
        1. 6.4.1.1 Synchronous Mode
        2. 6.4.1.2 Non-Synchronous Clock Mode
        3. 6.4.1.3 Non-Synchronous Internal Mode
        4. 6.4.1.4 DVP Backwards Compatibility Mode
        5. 6.4.1.5 Configuring CLK_OUT
      2. 6.4.2 MODE
    5. 6.5 Programming
      1. 6.5.1 I2C Interface Configuration
        1. 6.5.1.1 CLK_OUT/IDX
          1. 6.5.1.1.1 IDX
      2. 6.5.2 I2C Interface Operation
      3. 6.5.3 I2C Timing
    6. 6.6 Pattern Generation
      1. 6.6.1 Reference Color Bar Pattern
      2. 6.6.2 Fixed Color Patterns
      3. 6.6.3 Packet Generator Programming
        1. 6.6.3.1 Determining Color Bar Size
      4. 6.6.4 Code Example for Pattern Generator
    7. 6.7 Register Maps
      1. 6.7.1 Main Registers
        1. 6.7.1.1  I2C Device ID Register
        2. 6.7.1.2  Reset
        3. 6.7.1.3  General Configuration
        4. 6.7.1.4  Forward Channel Mode Selection
        5. 6.7.1.5  BC_MODE_SELECT
        6. 6.7.1.6  PLL Clock Control
        7. 6.7.1.7  Clock Output Control 0
        8. 6.7.1.8  Clock Output Control 1
        9. 6.7.1.9  Back Channel Watchdog Control
        10. 6.7.1.10 I2C Control 1
        11. 6.7.1.11 I2C Control 2
        12. 6.7.1.12 SCL High Time
        13. 6.7.1.13 SCL Low Time
        14. 6.7.1.14 Local GPIO DATA
        15. 6.7.1.15 GPIO Input Control
        16. 6.7.1.16 DVP_CFG
        17. 6.7.1.17 DVP_DT
        18. 6.7.1.18 Force BIST Error
        19. 6.7.1.19 Remote BIST Control
        20. 6.7.1.20 Sensor Voltage Gain
        21. 6.7.1.21 Sensor Control 0
        22. 6.7.1.22 Sensor Control 1
        23. 6.7.1.23 Voltage Sensor 0 Thresholds
        24. 6.7.1.24 Voltage Sensor 1 Thresholds
        25. 6.7.1.25 Temperature Sensor Thresholds
        26. 6.7.1.26 CSI-2 Alarm Enable
        27. 6.7.1.27 Alarm Sense Enable
        28. 6.7.1.28 Back Channel Alarm Enable
        29. 6.7.1.29 CSI-2 Polarity Select
        30. 6.7.1.30 CSI-2 LP Mode Polarity
        31. 6.7.1.31 CSI-2 High-Speed RX Enable
        32. 6.7.1.32 CSI-2 Low Power Enable
        33. 6.7.1.33 CSI-2 Termination Enable
        34. 6.7.1.34 CSI-2 Packet Header Control
        35. 6.7.1.35 Back Channel Configuration
        36. 6.7.1.36 Datapath Control 1
        37. 6.7.1.37 Remote Partner Capabilities 1
        38. 6.7.1.38 Partner Deserializer ID
        39. 6.7.1.39 Target 0 ID
        40. 6.7.1.40 Target 1 ID
        41. 6.7.1.41 Target 2 ID
        42. 6.7.1.42 Target 3 ID
        43. 6.7.1.43 Target 4 ID
        44. 6.7.1.44 Target 5 ID
        45. 6.7.1.45 Target 6 ID
        46. 6.7.1.46 Target 7 ID
        47. 6.7.1.47 Target 0 Alias
        48. 6.7.1.48 Target 1 Alias
        49. 6.7.1.49 Target 2 Alias
        50. 6.7.1.50 Target 3 Alias
        51. 6.7.1.51 Target 4 Alias
        52. 6.7.1.52 Target 5 Alias
        53. 6.7.1.53 Target 6 Alias
        54. 6.7.1.54 Target 7 Alias
        55. 6.7.1.55 Back Channel Control
        56. 6.7.1.56 Revision ID
        57. 6.7.1.57 Device Status
        58. 6.7.1.58 General Status
        59. 6.7.1.59 GPIO Pin Status
        60. 6.7.1.60 BIST Error Count
        61. 6.7.1.61 CRC Error Count 1
        62. 6.7.1.62 CRC Error Count 2
        63. 6.7.1.63 Sensor Status
        64. 6.7.1.64 Sensor V0
        65. 6.7.1.65 Sensor V1
        66. 6.7.1.66 Sensor T
        67. 6.7.1.67 CSI-2 Error Count
        68. 6.7.1.68 CSI-2 Error Status
        69. 6.7.1.69 CSI-2 Errors Data Lanes 0 and 1
        70. 6.7.1.70 CSI-2 Errors Data Lanes 2 and 3
        71. 6.7.1.71 CSI-2 Errors Clock Lane
        72. 6.7.1.72 CSI-2 Packet Header Data
        73. 6.7.1.73 Packet Header Word Count 0
        74. 6.7.1.74 Packet Header Word Count 1
        75. 6.7.1.75 CSI-2 ECC
        76. 6.7.1.76 IND_ACC_CTL
        77. 6.7.1.77 IND_ACC_ADDR
        78. 6.7.1.78 IND_ACC_DATA
        79. 6.7.1.79 FPD3_TX_ID0
        80. 6.7.1.80 FPD3_TX_ID1
        81. 6.7.1.81 FPD3_TX_ID2
        82. 6.7.1.82 FPD3_TX_ID3
        83. 6.7.1.83 FPD3_TX_ID4
        84. 6.7.1.84 FPD3_TX_ID5
      2. 6.7.2 Indirect Access Registers
        1. 6.7.2.1 PATGEN Registers
        2. 6.7.2.2 Analog Registers
  8. Application and Implementation
    1. 7.1 Application Information
      1. 7.1.1 Power-over-Coax
    2. 7.2 Typical Applications
      1. 7.2.1 Design Requirements
      2. 7.2.2 Detailed Design Procedure
        1. 7.2.2.1 CSI-2 Interface
        2. 7.2.2.2 FPD-Link III Input / Output
        3. 7.2.2.3 Internal Regulator Bypassing
        4. 7.2.2.4 Loop Filter Decoupling
      3. 7.2.3 Application Curve
    3. 7.3 Power Supply Recommendations
      1. 7.3.1 Power-Up Sequencing
        1. 7.3.1.1 System Initialization
          1. 7.3.1.1.1 Code Example for Temperature Ramp Initialization
      2. 7.3.2 Power Down (PDB)
    4. 7.4 Layout
      1. 7.4.1 Layout Guidelines
        1. 7.4.1.1 CSI-2 Guidelines
      2. 7.4.2 Layout Examples
  9. Device and Documentation Support
    1. 8.1 Documentation Support
      1. 8.1.1 Related Documentation
    2. 8.2 Receiving Notification of Documentation Updates
    3. 8.3 Support Resources
    4. 8.4 Trademarks
    5. 8.5 Electrostatic Discharge Caution
    6. 8.6 Glossary
  10. Revision History
  11. 10Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

PATGEN Registers

Table 6-97 lists the memory-mapped registers for the PATGEN registers. All register offset addresses not listed in Table 6-97 should be considered as reserved locations and the register contents should not be modified.

Table 6-97 PATGEN Registers
AddressAcronymRegister NameSection
0x1PGEN_CTLPGEN_CTLGo
0x2PGEN_CFGPGEN_CFGGo
0x3PGEN_CSI_DIPGEN_CSI_DIGo
0x4PGEN_LINE_SIZE1PGEN_LINE_SIZE1Go
0x5PGEN_LINE_SIZE0PGEN_LINE_SIZE0Go
0x6PGEN_BAR_SIZE1PGEN_BAR_SIZE1Go
0x7PGEN_BAR_SIZE0PGEN_BAR_SIZE0Go
0x8PGEN_ACT_LPF1PGEN_ACT_LPF1Go
0x9PGEN_ACT_LPF0PGEN_ACT_LPF0Go
0xAPGEN_TOT_LPF1PGEN_TOT_LPF1Go
0xBPGEN_TOT_LPF0PGEN_TOT_LPF0Go
0xCPGEN_LINE_PD1PGEN_LINE_PD1Go
0xDPGEN_LINE_PD0PGEN_LINE_PD0Go
0xEPGEN_VBPPGEN_VBPGo
0xFPGEN_VFPPGEN_VFPGo
0x10PGEN_COLOR0PGEN_COLOR0Go
0x11PGEN_COLOR1PGEN_COLOR1Go
0x12PGEN_COLOR2PGEN_COLOR2Go
0x13PGEN_COLOR3PGEN_COLOR3Go
0x14PGEN_COLOR4PGEN_COLOR4Go
0x15PGEN_COLOR5PGEN_COLOR5Go
0x16PGEN_COLOR6PGEN_COLOR6Go
0x17PGEN_COLOR7PGEN_COLOR7Go
0x18PGEN_COLOR8PGEN_COLOR8Go
0x19PGEN_COLOR9PGEN_COLOR9Go
0x1APGEN_COLOR10PGEN_COLOR10Go
0x1BPGEN_COLOR11PGEN_COLOR11Go
0x1CPGEN_COLOR12PGEN_COLOR12Go
0x1DPGEN_COLOR13PGEN_COLOR13Go
0x1EPGEN_COLOR14PGEN_COLOR14Go
0x1FPGEN_COLOR15PGEN_COLOR15Go

Complex bit access types are encoded to fit into small table cells. Table 6-98 shows the codes that are used for access types in this section.

Table 6-98 PATGEN Access Type Codes
Access TypeCodeDescription
Read Type
RRRead
Write Type
WWWrite
Reset or Default Value
-nValue after reset or the default value

7.2.1.1 PGEN_CTL Register (Address = 0x1) [Default = 0x00]

PGEN_CTL is shown in Table 6-99.

Return to the Summary Table.

Table 6-99 PGEN_CTL Register Field Descriptions
BitFieldTypeDefaultDescription
7:1RESERVEDR0x0 Reserved
0PGEN_ENABLER/W0x0 Pattern Generator Enable
1: Enable Pattern Generator
0: Disable Pattern Generator

7.2.1.2 PGEN_CFG Register (Address = 0x2) [Default = 0x33]

PGEN_CFG is shown in Table 6-100.

Return to the Summary Table.

Table 6-100 PGEN_CFG Register Field Descriptions
BitFieldTypeDefaultDescription
7PGEN_FIXED_ENR/W0x0 Fixed Pattern Enable
Setting this bit enables Fixed Color Patterns.
0: Send Color Bar Pattern
1: Send Fixed Color Pattern
6RESERVEDR0x0 Reserved
5:4NUM_CBARSR/W0x3 Number of Color Bars
00: 1 Color Bar
01: 2 Color Bars
10: 4 Color Bars
11: 8 Color Bars
3:0BLOCK_SIZER/W0x3 Block Size.
For Fixed Color Patterns, this field controls the size of the fixed color field in bytes. Allowed values are 1 to 12.

7.2.1.3 PGEN_CSI_DI Register (Address = 0x3) [Default = 0x24]

PGEN_CSI_DI is shown in Table 6-101.

Return to the Summary Table.

Table 6-101 PGEN_CSI_DI Register Field Descriptions
BitFieldTypeDefaultDescription
7:6PGEN_CSI_VCR/W0x0 CSI Virtual Channel Identifier
This field controls the value sent in the CSI packet for the Virtual Channel Identifier
5:0PGEN_CSI_DTR/W0x24 CSI Data Type
This field controls the value sent in the CSI packet for the Data Type. The default value (0x24) indicates RGB888.

7.2.1.4 PGEN_LINE_SIZE1 Register (Address = 0x4) [Default = 0x07]

PGEN_LINE_SIZE1 is shown in Table 6-102.

Return to the Summary Table.

Table 6-102 PGEN_LINE_SIZE1 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_LINE_SIZE[15:8]R/W0x7 Most significant byte of the Pattern Generator line size. This is the active line length in bytes. Default setting is for 1920 bytes for a 640 pixel line width.

7.2.1.5 PGEN_LINE_SIZE0 Register (Address = 0x5) [Default = 0x80]

PGEN_LINE_SIZE0 is shown in Table 6-103.

Return to the Summary Table.

Table 6-103 PGEN_LINE_SIZE0 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_LINE_SIZE[7:0]R/W0x80 Least significant byte of the Pattern Generator line size. This is the active line length in bytes. Default setting is for 1920 bytes for a 640 pixel line width.

7.2.1.6 PGEN_BAR_SIZE1 Register (Address = 0x6) [Default = 0x00]

PGEN_BAR_SIZE1 is shown in Table 6-104.

Return to the Summary Table.

Table 6-104 PGEN_BAR_SIZE1 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_BAR_SIZE[15:8]R/W0x0 Most significant byte of the Pattern Generator color bar size. This is the active length in bytes for the color bars. This value is used for all except the last color bar. The last color bar is determined by the remaining bytes as defined by the PGEN_LINE_SIZE value.

7.2.1.7 PGEN_BAR_SIZE0 Register (Address = 0x7) [Default = 0xF0]

PGEN_BAR_SIZE0 is shown in Table 6-105.

Return to the Summary Table.

Table 6-105 PGEN_BAR_SIZE0 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_BAR_SIZE[7:0]R/W0xF0 Least significant byte of the Pattern Generator color bar size. This is the active length in bytes for the color bars. This value is used for all except the last color bar. The last color bar is determined by the remaining bytes as defined by the PGEN_LINE_SIZE value.

7.2.1.8 PGEN_ACT_LPF1 Register (Address = 0x8) [Default = 0x01]

PGEN_ACT_LPF1 is shown in Table 6-106.

Return to the Summary Table.

Table 6-106 PGEN_ACT_LPF1 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_ACT_LPF[15:8]R/W0x1 Active Lines Per Frame
Most significant byte of the number of active lines per frame. Default setting is for 480 active lines per frame.

7.2.1.9 PGEN_ACT_LPF0 Register (Address = 0x9) [Default = 0xE0]

PGEN_ACT_LPF0 is shown in Table 6-107.

Return to the Summary Table.

Table 6-107 PGEN_ACT_LPF0 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_ACT_LPF[7:0]R/W0xE0 Active Lines Per Frame
Least significant byte of the number of active lines per frame. Default setting is for 480 active lines per frame.

7.2.1.10 PGEN_TOT_LPF1 Register (Address = 0xA) [Default = 0x02]

PGEN_TOT_LPF1 is shown in Table 6-108.

Return to the Summary Table.

Table 6-108 PGEN_TOT_LPF1 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_TOT_LPF[15:8]R/W0x2 Total Lines Per Frame
Most significant byte of the number of total lines per frame including vertical blanking

7.2.1.11 PGEN_TOT_LPF0 Register (Address = 0xB) [Default = 0x0D]

PGEN_TOT_LPF0 is shown in Table 6-109.

Return to the Summary Table.

Table 6-109 PGEN_TOT_LPF0 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_TOT_LPF[7:0]R/W0xD Total Lines Per Frame
Least significant byte of the number of total lines per frame including vertical blanking

7.2.1.12 PGEN_LINE_PD1 Register (Address = 0xC) [Default = 0x0C]

PGEN_LINE_PD1 is shown in Table 6-110.

Return to the Summary Table.

Table 6-110 PGEN_LINE_PD1 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_LINE_PD[15:8]R/W0xC Line Period
Most significant byte of the line period in 40/FC units.

7.2.1.13 PGEN_LINE_PD0 Register (Address = 0xD) [Default = 0x67]

PGEN_LINE_PD0 is shown in Table 6-111.

Return to the Summary Table.

Table 6-111 PGEN_LINE_PD0 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_LINE_PD[7:0]R/W0x67 Line Period
Most significant byte of the line period in 40/FC units.

7.2.1.14 PGEN_VBP Register (Address = 0xE) [Default = 0x21]

PGEN_VBP is shown in Table 6-112.

Return to the Summary Table.

Table 6-112 PGEN_VBP Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_VBPR/W0x21 Vertical Back Porch
This value provides the vertical back porch portion of the vertical blanking interval. This value provides the number of blank lines between the FrameStart packet and the first video data packet.

7.2.1.15 PGEN_VFP Register (Address = 0xF) [Default = 0x0A]

PGEN_VFP is shown in Table 6-113.

Return to the Summary Table.

Table 6-113 PGEN_VFP Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_VFPR/W0xA Vertical Front Porch
This value provides the vertical front porch portion of the vertical blanking interval. This value provides the number of blank lines between the last video line and the FrameEnd packet.

7.2.1.16 PGEN_COLOR0 Register (Address = 0x10) [Default = 0xAA]

PGEN_COLOR0 is shown in Table 6-114.

Return to the Summary Table.

Table 6-114 PGEN_COLOR0 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_COLOR0R/W0xAA Pattern Generator Color 0
For Reference Color Bar Patterns, this register controls the byte data value sent during color bar 0.
For Fixed Color Patterns, this register controls the first byte of the fixed color pattern.

7.2.1.17 PGEN_COLOR1 Register (Address = 0x11) [Default = 0x33]

PGEN_COLOR1 is shown in Table 6-115.

Return to the Summary Table.

Table 6-115 PGEN_COLOR1 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_COLOR1R/W0x33 Pattern Generator Color 1
For Reference Color Bar Patterns, this register controls the byte data value sent during color bar 1.
For Fixed Color Patterns, this register controls the second byte of the fixed color pattern.

7.2.1.18 PGEN_COLOR2 Register (Address = 0x12) [Default = 0xF0]

PGEN_COLOR2 is shown in Table 6-116.

Return to the Summary Table.

Table 6-116 PGEN_COLOR2 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_COLOR2R/W0xF0 Pattern Generator Color 2
For Reference Color Bar Patterns, this register controls the byte data value sent during color bar 2.
For Fixed Color Patterns, this register controls the third byte of the fixed color pattern.

7.2.1.19 PGEN_COLOR3 Register (Address = 0x13) [Default = 0x7F]

PGEN_COLOR3 is shown in Table 6-117.

Return to the Summary Table.

Table 6-117 PGEN_COLOR3 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_COLOR3R/W0x7F Pattern Generator Color 3
For Reference Color Bar Patterns, this register controls the byte data value sent during color bar 3.
For Fixed Color Patterns, this register controls the fourth byte of the fixed color pattern.

7.2.1.20 PGEN_COLOR4 Register (Address = 0x14) [Default = 0x55]

PGEN_COLOR4 is shown in Table 6-118.

Return to the Summary Table.

Table 6-118 PGEN_COLOR4 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_COLOR4R/W0x55 Pattern Generator Color 4
For Reference Color Bar Patterns, this register controls the byte data value sent during color bar 4.
For Fixed Color Patterns, this register controls the fifth byte of the fixed color pattern.

7.2.1.21 PGEN_COLOR5 Register (Address = 0x15) [Default = 0xCC]

PGEN_COLOR5 is shown in Table 6-119.

Return to the Summary Table.

Table 6-119 PGEN_COLOR5 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_COLOR5R/W0xCC Pattern Generator Color 5
For Reference Color Bar Patterns, this register controls the byte data value sent during color bar 5.
For Fixed Color Patterns, this register controls the sixth byte of the fixed color pattern.

7.2.1.22 PGEN_COLOR6 Register (Address = 0x16) [Default = 0x0F]

PGEN_COLOR6 is shown in Table 6-120.

Return to the Summary Table.

Table 6-120 PGEN_COLOR6 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_COLOR6R/W0xF Pattern Generator Color 6
For Reference Color Bar Patterns, this register controls the byte data value sent during color bar 6.
For Fixed Color Patterns, this register controls the seventh byte of the fixed color pattern.

7.2.1.23 PGEN_COLOR7 Register (Address = 0x17) [Default = 0x80]

PGEN_COLOR7 is shown in Table 6-121.

Return to the Summary Table.

Table 6-121 PGEN_COLOR7 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_COLOR7R/W0x80 Pattern Generator Color 7
For Reference Color Bar Patterns, this register controls the byte data value sent during color bar 7.
For Fixed Color Patterns, this register controls the eighth byte of the fixed color pattern.

7.2.1.24 PGEN_COLOR8 Register (Address = 0x18) [Default = 0x00]

PGEN_COLOR8 is shown in Table 6-122.

Return to the Summary Table.

Table 6-122 PGEN_COLOR8 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_COLOR8R/W0x0 Pattern Generator Color 8
For Fixed Color Patterns, this register controls the ninth byte of the fixed color pattern.

7.2.1.25 PGEN_COLOR9 Register (Address = 0x19) [Default = 0x00]

PGEN_COLOR9 is shown in Table 6-123.

Return to the Summary Table.

Table 6-123 PGEN_COLOR9 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_COLOR9R/W0x0 Pattern Generator Color 9
For Fixed Color Patterns, this register controls the tenth byte of the fixed color pattern.

7.2.1.26 PGEN_COLOR10 Register (Address = 0x1A) [Default = 0x00]

PGEN_COLOR10 is shown in Table 6-124.

Return to the Summary Table.

Table 6-124 PGEN_COLOR10 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_COLOR10R/W0x0 Pattern Generator Color 10
For Fixed Color Patterns, this register controls the eleventh byte of the fixed color pattern.

7.2.1.27 PGEN_COLOR11 Register (Address = 0x1B) [Default = 0x00]

PGEN_COLOR11 is shown in Table 6-125.

Return to the Summary Table.

Table 6-125 PGEN_COLOR11 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_COLOR11R/W0x0 Pattern Generator Color 11
For Fixed Color Patterns, this register controls the twelfth byte of the fixed color pattern.

7.2.1.28 PGEN_COLOR12 Register (Address = 0x1C) [Default = 0x00]

PGEN_COLOR12 is shown in Table 6-126.

Return to the Summary Table.

Table 6-126 PGEN_COLOR12 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_COLOR12R/W0x0 Pattern Generator Color 12
For Fixed Color Patterns, this register controls the thirteenth byte of the fixed color pattern.

7.2.1.29 PGEN_COLOR13 Register (Address = 0x1D) [Default = 0x00]

PGEN_COLOR13 is shown in Table 6-127.

Return to the Summary Table.

Table 6-127 PGEN_COLOR13 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_COLOR13R/W0x0 Pattern Generator Color 13
For Fixed Color Patterns, this register controls the fourteenth byte of the fixed color pattern.

7.2.1.30 PGEN_COLOR14 Register (Address = 0x1E) [Default = 0x00]

PGEN_COLOR14 is shown in Table 6-128.

Return to the Summary Table.

Table 6-128 PGEN_COLOR14 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_COLOR14R/W0x0 Pattern Generator Color 14
For Fixed Color Patterns, this register controls the fifteenth byte of the fixed color pattern.

7.2.1.31 PGEN_COLOR15 Register (Address = 0x1F) [Default = 0x00]

PGEN_COLOR15 is shown in Table 6-129.

Return to the Summary Table.

Table 6-129 PGEN_COLOR15 Register Field Descriptions
BitFieldTypeDefaultDescription
7:0PGEN_COLOR15R/W0x0 Pattern Generator Color 15
For Fixed Color Patterns, this register controls the sixteenth byte of the fixed color pattern.