SNVSAE4C July   2015  – October 2018

PRODUCTION DATA.

1. Features
2. Applications
3. Description
1.     Device Images
4. Revision History
5. Pin Configuration and Functions
6. Specifications
7. Detailed Description
1. 7.1 Overview
2. 7.2 Functional Block Diagram
3. 7.3 Feature Description
4. 7.4 Device Functional Modes
8. Application and Implementation
1. 8.1 Application Information
2. 8.2 Typical Applications
1. 8.2.1 LM5160-Q1 Synchronous Buck (10-V to 60-V Input, 5-V Output, 1.5-A Load)
2. 8.2.2 LM5160-Q1 Isolated Fly-Buck (18-V to 32-V Input, 12-V, 4.5-W Isolated Output)
3. 8.3 Do's and Don'ts
9. Power Supply Recommendations
10. 10Layout
11. 11Device and Documentation Support
1. 11.1 Device Support
2. 11.2 Documentation Support
4. 11.4 Community Resources
6. 11.6 Electrostatic Discharge Caution
7. 11.7 Glossary
12. 12Mechanical, Packaging, and Orderable Information

• PWP|14
• PWP|14

#### 8.2.1.2.8 Input Capacitor - CIN

The input capacitor must be large enough to limit the input voltage ripple to an acceptable level. Equation 18 provides the input capacitance CIN required for a worst-case input ripple of ∆VIN, ripple.

Equation 18.

CIN (C1, C10) supplies most of the switch current during the on-time to limit the voltage ripple at the VIN pin. At maximum load current, when the buck switch turns on, the current into the VIN pin quickly increases to the valley current of the inductor ripple and then ramps up to the peak of the inductor ripple during the on-time of the high-side FET. The average current during the on-time is the output load current. For a worst-case calculation, CIN must supply this average load current during the maximum on-time, without letting the voltage at VIN drop more than the desired input ripple. For this design, the input voltage drop is limited to 0.5 V and the value of CIN is calculated using Equation 18.

Based on Equation 18, the value of the input capacitor is determined as approximately 2.5 µF at D = 0.5. Taking into account the decrease in capacitance with applied voltage, two standard value 2.2-µF, 100-V, X7R ceramic capacitors are selected for C1 and C10. The input capacitors must be rated for the maximum input voltage under all operating and transient conditions.

A third input capacitor C2 may be needed in this design as a bypass path for the high-frequency components of input switching current. The value of C2 is 0.1 µF and this bypass capacitor must be placed directly across VIN and PGND (pins 3 and 2) near the IC. The CIN values and location are critical to reducing switching noise and transients.