SLVSG60A April 2023 – April 2024 TPS929160-Q1
PRODUCTION DATA
Refer to the PDF data sheet for device specific package drawings
Table 6-74 lists the memory-mapped registers for the IOUT registers. All register offset addresses not listed in Table 6-74 should be considered as reserved locations and the register contents should not be modified.
Output Current Setting
Offset | Acronym | Register Name | Section |
---|---|---|---|
50h | IOUTA0 | Output Current Setting for OUTA0 | Go |
51h | IOUTA1 | Output Current Setting for OUTA1 | Go |
52h | IOUTB0 | Output Current Setting for OUTB0 | Go |
53h | IOUTB1 | Output Current Setting for OUTB1 | Go |
54h | IOUTC0 | Output Current Setting for OUTC0 | Go |
55h | IOUTC1 | Output Current Setting for OUTC1 | Go |
56h | IOUTD0 | Output Current Setting for OUTD0 | Go |
57h | IOUTD1 | Output Current Setting for OUTD1 | Go |
58h | IOUTE0 | Output Current Setting for OUTE0 | Go |
59h | IOUTE1 | Output Current Setting for OUTE1 | Go |
5Ah | IOUTF0 | Output Current Setting for OUTF0 | Go |
5Bh | IOUTF1 | Output Current Setting for OUTF1 | Go |
5Ch | IOUTG0 | Output Current Setting for OUTG0 | Go |
5Dh | IOUTG1 | Output Current Setting for OUTG1 | Go |
5Eh | IOUTH0 | Output Current Setting for OUTH0 | Go |
5Fh | IOUTH1 | Output Current Setting for OUTH1 | Go |
60h | IOUTAR | Reserved Register | Go |
61h | IOUTBR | Reserved Register | Go |
62h | IOUTCR | Reserved Register | Go |
63h | IOUTDR | Reserved Register | Go |
64h | IOUTER | Reserved Register | Go |
65h | IOUTFR | Reserved Register | Go |
66h | IOUTGR | Reserved Register | Go |
67h | IOUTHR | Reserved Register | Go |
Complex bit access types are encoded to fit into small table cells. Table 6-75 shows the codes that are used for access types in this section.
Access Type | Code | Description |
---|---|---|
Read Type | ||
R | R | Read |
Write Type | ||
W | W | Write |
Reset or Default Value | ||
-n | Value after reset or the default value |
IOUTA0 is shown in Figure 6-74 and described in Table 6-76.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | IOUTA0 | ||||||
R-0h | R/W-X | ||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | RESERVED | R | 0h | Reserved |
5-0 | IOUTA0 | R/W | X | Output current setting for OUTA0 Load EEPROM register data when reset |
IOUTA1 is shown in Figure 6-75 and described in Table 6-77.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | IOUTA1 | ||||||
R-0h | R/W-X | ||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | RESERVED | R | 0h | Reserved |
5-0 | IOUTA1 | R/W | X | Output current setting for OUTA1 Load EEPROM register data when reset |
IOUTB0 is shown in Figure 6-76 and described in Table 6-78.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | IOUTB0 | ||||||
R-0h | R/W-X | ||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | RESERVED | R | 0h | Reserved |
5-0 | IOUTB0 | R/W | X | Output current setting for OUTB0 Load EEPROM register data when reset |
IOUTB1 is shown in Figure 6-77 and described in Table 6-79.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | IOUTB1 | ||||||
R-0h | R/W-X | ||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | RESERVED | R | 0h | Reserved |
5-0 | IOUTB1 | R/W | X | Output current setting for OUTB1 Load EEPROM register data when reset |
IOUTC0 is shown in Figure 6-78 and described in Table 6-80.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | IOUTC0 | ||||||
R-0h | R/W-X | ||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | RESERVED | R | 0h | Reserved |
5-0 | IOUTC0 | R/W | X | Output current setting for OUTC0 Load EEPROM register data when reset |
IOUTC1 is shown in Figure 6-79 and described in Table 6-81.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | IOUTC1 | ||||||
R-0h | R/W-X | ||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | RESERVED | R | 0h | Reserved |
5-0 | IOUTC1 | R/W | X | Output current setting for OUTC1 Load EEPROM register data when reset |
IOUTD0 is shown in Figure 6-80 and described in Table 6-82.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | IOUTD0 | ||||||
R-0h | R/W-X | ||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | RESERVED | R | 0h | Reserved |
5-0 | IOUTD0 | R/W | X | Output current setting for OUTD0 Load EEPROM register data when reset |
IOUTD1 is shown in Figure 6-81 and described in Table 6-83.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | IOUTD1 | ||||||
R-0h | R/W-X | ||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | RESERVED | R | 0h | Reserved |
5-0 | IOUTD1 | R/W | X | Output current setting for OUTD1 Load EEPROM register data when reset |
IOUTE0 is shown in Figure 6-82 and described in Table 6-84.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | IOUTE0 | ||||||
R-0h | R/W-X | ||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | RESERVED | R | 0h | Reserved |
5-0 | IOUTE0 | R/W | X | Output current setting for OUTE0 Load EEPROM register data when reset |
IOUTE1 is shown in Figure 6-83 and described in Table 6-85.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | IOUTE1 | ||||||
R-0h | R/W-X | ||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | RESERVED | R | 0h | Reserved |
5-0 | IOUTE1 | R/W | X | Output current setting for OUTE1 Load EEPROM register data when reset |
IOUTF0 is shown in Figure 6-84 and described in Table 6-86.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | IOUTF0 | ||||||
R-0h | R/W-X | ||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | RESERVED | R | 0h | Reserved |
5-0 | IOUTF0 | R/W | X | Output current setting for OUTF0 Load EEPROM register data when reset |
IOUTF1 is shown in Figure 6-85 and described in Table 6-87.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | IOUTF1 | ||||||
R-0h | R/W-X | ||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | RESERVED | R | 0h | Reserved |
5-0 | IOUTF1 | R/W | X | Output current setting for OUTF1 Load EEPROM register data when reset |
IOUTG0 is shown in Figure 6-86 and described in Table 6-88.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | IOUTG0 | ||||||
R-0h | R/W-X | ||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | RESERVED | R | 0h | Reserved |
5-0 | IOUTG0 | R/W | X | Output current setting for OUTG0 Load EEPROM register data when reset |
IOUTG1 is shown in Figure 6-87 and described in Table 6-89.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | IOUTG1 | ||||||
R-0h | R/W-X | ||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | RESERVED | R | 0h | Reserved |
5-0 | IOUTG1 | R/W | X | Output current setting for OUTG1 Load EEPROM register data when reset |
IOUTH0 is shown in Figure 6-88 and described in Table 6-90.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | IOUTH0 | ||||||
R-0h | R/W-X | ||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | RESERVED | R | 0h | Reserved |
5-0 | IOUTH0 | R/W | X | Output current setting for OUTH0 Load EEPROM register data when reset |
IOUTH1 is shown in Figure 6-89 and described in Table 6-91.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | IOUTH1 | ||||||
R-0h | R/W-X | ||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-6 | RESERVED | R | 0h | Reserved |
5-0 | IOUTH1 | R/W | X | Output current setting for OUTH1 Load EEPROM register data when reset |
IOUTAR is shown in Figure 6-90 and described in Table 6-92.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | |||||||
R-0h | |||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | RESERVED | R | 0h | Reserved |
IOUTBR is shown in Figure 6-91 and described in Table 6-93.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | |||||||
R-0h | |||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | RESERVED | R | 0h | Reserved |
IOUTCR is shown in Figure 6-92 and described in Table 6-94.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | |||||||
R-0h | |||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | RESERVED | R | 0h | Reserved |
IOUTDR is shown in Figure 6-93 and described in Table 6-95.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | |||||||
R-0h | |||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | RESERVED | R | 0h | Reserved |
IOUTER is shown in Figure 6-94 and described in Table 6-96.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | |||||||
R-0h | |||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | RESERVED | R | 0h | Reserved |
IOUTFR is shown in Figure 6-95 and described in Table 6-97.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | |||||||
R-0h | |||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | RESERVED | R | 0h | Reserved |
IOUTGR is shown in Figure 6-96 and described in Table 6-98.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | |||||||
R-0h | |||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | RESERVED | R | 0h | Reserved |
IOUTHR is shown in Figure 6-97 and described in Table 6-99.
Return to the Summary Table.
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | |||||||
R-0h | |||||||
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
7-0 | RESERVED | R | 0h | Reserved |