JAJSGD8B October   2018  – Sept 2019 TMUX1574

PRODUCTION DATA.  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
    1.     Device Images
      1.      アプリケーションの例
      2.      ブロック図
  4. 4 改訂履歴
  5. 5 概要 (続き)
  6. 6 Pin Configuration and Functions
    1.     Pin Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Dynamic Characteristics
    7. 7.7 Timing Requirements
    8. 7.8 Typical Characteristics
      1. 7.8.1 Eye Diagrams
  8. 8 Parameter Measurement Information
    1. 8.1  On-Resistance
    2. 8.2  Off-Leakage Current
    3. 8.3  On-Leakage Current
    4. 8.4  IPOFF Leakage Current
    5. 8.5  Transition Time
    6. 8.6  tON (EN) and tOFF (EN) Time
    7. 8.7  tON (VDD) and tOFF (VDD) Time
    8. 8.8  Break-Before-Make Delay
    9. 8.9  Propagation Delay
    10. 8.10 Skew
    11. 8.11 Charge Injection
    12. 8.12 Capacitance
    13. 8.13 Off Isolation
    14. 8.14 Channel-to-Channel Crosstalk
    15. 8.15 Bandwidth
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Bidirectional Operation
      2. 9.3.2 Beyond Supply Operation
      3. 9.3.3 1.8 V Logic Compatible Inputs
      4. 9.3.4 Powered-off Protection
      5. 9.3.5 Fail-Safe Logic
      6. 9.3.6 Low Capacitance
      7. 9.3.7 Integrated Pull-Down Resistors
    4. 9.4 Device Functional Modes
    5. 9.5 Truth Tables
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
      3. 10.2.3 Application Curves
  11. 11Power Supply Recommendations
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
  13. 13デバイスおよびドキュメントのサポート
    1. 13.1 ドキュメントのサポート
      1. 13.1.1 関連資料
    2. 13.2 ドキュメントの更新通知を受け取る方法
    3. 13.3 コミュニティ・リソース
    4. 13.4 商標
    5. 13.5 静電気放電に関する注意事項
    6. 13.6 Glossary
  14. 14メカニカル、パッケージ、および注文情報

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

7.5 Electrical Characteristics

VDD = 1.5 V to 5.5 V, GND = 0V, TA = –40°C to +125°C
Typical values are at VDD = 3.3 V, TA = 25°C, (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
POWER SUPPLY
VDD Power supply voltage 1.5 5.5 V
IDD Active supply current VSEL = 0 V, 1.4V or VDD
VS = 0 V to 5.5 V		 40 68 μA
IDD_STANDBY Supply current when disabled VEN = 1.4V or VDD
VS = 0 V to 5.5 V		 7.5 15 µA
DC CHARACTERISTICS
RON On-resistance VS = 0 V to VDD*2
VS(max) = 5.5 V
ISD = 8 mA
Refer to ON-State Resistance Figure 		2 4.5 Ω
ΔRON On-resistance match between channels VS = VDD
ISD = 8 mA
Refer to ON-State Resistance Figure 		0.07 0.28 Ω
RON (FLAT)  On-resistance flatness VS = 0 V to VDD
ISD = 8 mA
Refer to ON-State Resistance Figure 		1 1.8 Ω
IPOFF Powered-off I/O pin leakage current VDD =  0 V
VS =  0 V to 3 V
VD = 0 V
TA = 25℃
Refer to Ipoff Leakage Figure 		–10 0.01 10 nA
IPOFF Powered-off I/O pin leakage current VDD =  0 V
VS =  0 V to 3.6 V
VD = 0 V
Refer to Ipoff Leakage Figure 		–2 0.01 2 µA
IS(OFF)
ID(OFF) 		OFF leakage current Switch Off
VD = 0.8*VDD / 0.2*VDD
VS = 0.2*VDD / 0.8*VDD
Refer to Off Leakage Figure 		–100 0.03 100 nA
ID(ON)
IS(ON) 		ON leakage current Switch On
VD = 0.8*VDD / 0.2*VDD, S pins floating
or
VS = 0.8*VDD / 0.2*VDD, D pins floating
Refer to On Leakage Figure 		–50 0.01 50 nA
LOGIC INPUTS
VIH Input logic high 1.2 5.5 V
VIL Input logic low 0 0.45 V
IIH Input high leakage current VSEL = 1.8 V, VDD 1 ±2 μA
IIL Input low leakage current VSEL = 0 V 0.2 ±2 μA
RPD Internal pull-down resistor on logic pins 6 MΩ
CI Logic input capacitance VSEL = 0 V, 1.8 V or VDD
f = 1 MHz		 3 pF