JAJSBF8B June   2011  – April 2018 TPS54478

PRODUCTION DATA.  

  1. 特長
  2. アプリケーション
  3. 概要
    1.     効率
  4. 改訂履歴
  5. Pin Configuration and Functions
    1.     Pin Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Fixed Frequency PWM Control
      2. 7.3.2  Slope Compensation and Output Current
      3. 7.3.3  Bootstrap Voltage (BOOT) and Low Dropout Operation
      4. 7.3.4  Error Amplifier
      5. 7.3.5  Voltage Reference
      6. 7.3.6  Adjusting the Output Voltage
      7. 7.3.7  Enable and Adjusting Undervoltage Lockout
      8. 7.3.8  Slow Start / Tracking Pin
      9. 7.3.9  Constant Switching Frequency and Timing Resistor (RT/CLK Pin)
      10. 7.3.10 Overcurrent Protection
      11. 7.3.11 START-UP into Prebiased Output
      12. 7.3.12 Synchronize Using the RT/CLK Pin
      13. 7.3.13 Power Good (PWRGD Pin)
      14. 7.3.14 Overvoltage Transient Protection
      15. 7.3.15 Thermal Shutdown
      16. 7.3.16 Small Signal Model for Loop Response
      17. 7.3.17 Simple Small Signal Model for Peak Current Mode Control
      18. 7.3.18 Small Signal Model for Frequency Compensation
    4. 7.4 Device Functional Modes
      1. 7.4.1 PWM Operation
      2. 7.4.2 Standby Operation
    5. 7.5 Programming
      1. 7.5.1 Sequencing
  8. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Selecting the Switching Frequency
        2. 8.2.2.2 Output Inductor Selection
        3. 8.2.2.3 Output Capacitor
        4. 8.2.2.4 Input Capacitor
        5. 8.2.2.5 Slow Start Capacitor
        6. 8.2.2.6 Bootstrap Capacitor Selection
        7. 8.2.2.7 Output Voltage and Feedback Resistors Selection
        8. 8.2.2.8 Compensation
      3. 8.2.3 Application Curves
  9. Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
    3. 10.3 Power Dissipation Estimate
  11. 11デバイスおよびドキュメントのサポート
    1. 11.1 デバイス・サポート
      1. 11.1.1 デベロッパー・ネットワークの製品に関する免責事項
      2. 11.1.2 WEBENCH®ツールによるカスタム設計
    2. 11.2 ドキュメントのサポート
      1. 11.2.1 関連資料
    3. 11.3 ドキュメントの更新通知を受け取る方法
    4. 11.4 コミュニティ・リソース
    5. 11.5 商標
    6. 11.6 静電気放電に関する注意事項
    7. 11.7 Glossary
  12. 12メカニカル、パッケージ、および注文情報

Application Curves

TPS54478 eff1_lvsas2.gifFigure 38. Efficiency vs Load Current
TPS54478 transient_lvsas2.gifFigure 40. Transient Response, 2 A Step
TPS54478 start_en_lvsas2.gifFigure 42. Power Up VOUT, EN
TPS54478 stop_vin_lvsas2.gifFigure 44. Power Down VOUT, VIN
TPS54478 vout_ripple_lvsas2.gifFigure 46. Output Ripple, IOUT = 4 A
TPS54478 loop_lvsas2.gifFigure 48. Closed Loop Response, VIN = 5 V, IOUT = 4 A
TPS54478 line_reg_lvsas2.gifFigure 50. Output Voltage Regulation vs Input Voltage
TPS54478 hiccup2_lvsas2.gifFigure 52. Hiccup Mode Current Limit
TPS54478 eff2_lvsas2.gifFigure 39. Efficiency vs Load Current
TPS54478 start_vin_lvsas2.gifFigure 41. Power Up VOUT, VIN
TPS54478 start_prebias_lvsas2.gifFigure 43. Power Up into Prebias Voltage
TPS54478 stop_en_lvsas2.gifFigure 45. Power Down VOUT, EN
TPS54478 vin_ripple_lvsas2.gifFigure 47. Input Ripple, IOUT = 4 A
TPS54478 load_reg_lvsas2.gifFigure 49. Output Voltage Regulation vs Load Current
TPS54478 hiccup1_lvsas2.gifFigure 51. Hiccup Mode Current Limit
TPS54478 start_lvsas2.gifFigure 53. Start Up Characteristic