SBVS482 September   2025 TPS7A14C

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Typical Characteristics
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 Excellent Transient Response
      2. 6.3.2 Global Undervoltage Lockout (UVLO)
      3. 6.3.3 Enable Input
      4. 6.3.4 Internal Foldback Current Limit
      5. 6.3.5 Active Discharge
      6. 6.3.6 Thermal Shutdown
    4. 6.4 Device Functional Modes
      1. 6.4.1 Normal Operation
      2. 6.4.2 Dropout Operation
      3. 6.4.3 Disable Mode
  8. 7 Application and Implementation
    1. 7.1 Application Information
      1. 7.1.1  Recommended Capacitor Types
      2. 7.1.2  Input, Output, and Bias Capacitor Requirements
      3. 7.1.3  Dropout Voltage
      4. 7.1.4  Behavior During Transition From Dropout Into Regulation
      5. 7.1.5  Device Enable Sequencing Requirement
      6. 7.1.6  Load Transient Response
      7. 7.1.7  Undervoltage Lockout Circuit Operation
      8. 7.1.8  Power Dissipation (PD)
      9. 7.1.9  Estimating Junction Temperature
      10. 7.1.10 Recommended Area for Continuous Operation
    2. 7.2 Typical Application
      1. 7.2.1 Design Requirements
      2. 7.2.2 Detailed Design Procedure
      3. 7.2.3 Application Curve
    3. 7.3 Power Supply Recommendations
    4. 7.4 Layout
      1. 7.4.1 Layout Guidelines
      2. 7.4.2 Layout Example
  9. 8 Device and Documentation Support
    1. 8.1 Device Support
      1. 8.1.1 Development Support
      2. 8.1.2 Device Nomenclature
    2. 8.2 Documentation Support
      1. 8.2.1 Related Documentation
    3. 8.3 Receiving Notification of Documentation Updates
    4. 8.4 Support Resources
    5. 8.5 Trademarks
    6. 8.6 Electrostatic Discharge Caution
    7. 8.7 Glossary
  10. 9 Revision History
  11. 10Mechanical, Packaging, and Orderable Information
    1. 10.1 Mechanical Data

7.2.2 Detailed Design Procedure

This design example is powered by a rechargeable battery that serves as a building block in many portable applications. Noise-sensitive portable electronics require an efficient, small-size design for the power supply. Using a bias rail in the TPS7A14C allows the main power path of the LDO to operate at a lower input voltage. This feature reduces the voltage drop across the pass transistor and maximizes device efficiency. Because the voltage drop across the pass transistor is potentially so low, the efficiency of the TPS7A14C approximates that of a dc/dc converter. Equation 8 calculates the efficiency for this design.

Equation 8. Efficiency = η = POUT / PIN × 100% = (VOUT × IOUT) / (VIN × IIN + VBIAS × IBIAS) × 100%

Equation 8 reduces to Equation 9 because the design example load current is much greater than the quiescent current of the bias rail.

Equation 9. Efficiency = η = (VOUT × IOUT) / (VIN × IIN) × 100%