SCES932C April   2021  – September 2025 TXU0304-Q1

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Related Products
  6. 5 Pin Configuration and Functions—TXU0304-Q1
  7. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Electrical Characteristics
    6. 6.6  Switching Characteristics: Tsk, TMAX
    7. 6.7  Switching Characteristics, VCCA = 1.2 ± 0.1V
    8. 6.8  Switching Characteristics, VCCA = 1.5 ± 0.1V
    9. 6.9  Switching Characteristics, VCCA = 1.8 ± 0.15V
    10. 6.10 Switching Characteristics, VCCA = 2.5 ± 0.2V
    11. 6.11 Switching Characteristics, VCCA = 3.3 ± 0.3V
    12. 6.12 Switching Characteristics, VCCA = 5.0 ± 0.5V
    13. 6.13 Operating Characteristics
    14. 6.14 Typical Characteristics
  8. 7 Parameter Measurement Information
    1. 7.1 Load Circuit and Voltage Waveforms
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  CMOS Schmitt-Trigger Inputs with Integrated Pulldowns
        1. 8.3.1.1 Inputs with Integrated Static Pull-Down Resistors
      2. 8.3.2  Control Logic (OE) with VCC(MIN) Circuitry
      3. 8.3.3  Balanced High-Drive CMOS Push-Pull Outputs
      4. 8.3.4  Partial Power Down (Ioff)
      5. 8.3.5  VCC Isolation and VCC Disconnect
      6. 8.3.6  Over-Voltage Tolerant Inputs
      7. 8.3.7  Glitch-Free Power Supply Sequencing
      8. 8.3.8  Negative Clamping Diodes
      9. 8.3.9  Fully Configurable Dual-Rail Design
      10. 8.3.10 Supports High-Speed Translation
      11. 8.3.11 Wettable Flanks
    4. 8.4 Device Functional Modes
  10. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
      3. 9.2.3 Application Curve
    3. 9.3 Power Supply Recommendations
    4. 9.4 Layout
      1. 9.4.1 Layout Guidelines
      2. 9.4.2 Layout Example
  11. 10Device and Documentation Support
    1. 10.1 Device Support
      1. 10.1.1 Regulatory Requirements
    2. 10.2 Documentation Support
      1. 10.2.1 Related Documentation
    3. 10.3 Receiving Notification of Documentation Updates
    4. 10.4 Support Resources
    5. 10.5 Trademarks
    6. 10.6 Electrostatic Discharge Caution
    7. 10.7 Glossary
  12. 11Revision History
  13. 12Mechanical, Packaging, and Orderable Information

7.1 Load Circuit and Voltage Waveforms

Unless otherwise noted, generators supply all input pulses that have the following characteristics:

  • f = 1MHz
  • ZO = 50Ω
  • Δt/ΔV ≤ 1ns/V
TXU0304-Q1 Load Circuit
A. CL includes probe and jig capacitance.
Figure 7-1 Load Circuit
Table 7-1 Load Circuit Conditions
Parameter VCCO RL CL S1 VTP
tpd Propagation (delay) time 1.1V – 5.5V 10kΩ 5pF Open N/A
ten, tdis Enable time, disable time 1.1V – 1.6V 10kΩ 5pF 2 × VCCO 0.1V
1.65V – 2.7V 10kΩ 5pF 2 × VCCO 0.15V
3.0V – 5.5V 10kΩ 5pF 2 × VCCO 0.3V
ten, tdis Enable time, disable time 1.1V – 1.6V 10kΩ 5pF GND 0.1V
1.65V – 2.7V 10kΩ 5pF GND 0.15V
3.0V – 5.5V 10kΩ 5pF GND 0.3V
TXU0304-Q1 Propagation Delay
  1. VCCI is the supply pin associated with the input port.
  2. VOH and VOL are typical output voltage levels that occur with specified RL, CL, and S1
Figure 7-2 Propagation Delay
TXU0304-Q1 Input Transition Rise and Fall Rate
  1. VCCI is the supply pin associated with the input port.
  2. VOH and VOL are typical output voltage levels that occur with specified RL, CL, and S1
Figure 7-3 Input Transition Rise and Fall Rate
TXU0304-Q1 Enable Time And Disable Time
  1. Output waveform on the condition that input is driven to a valid Logic Low.
  2. Output waveform on the condition that input is driven to a valid Logic High.
  3. VCCO is the supply pin associated with the output port.
  4. VOH and VOL are typical output voltage levels with specified RL, CL, and S1.
Figure 7-4 Enable Time And Disable Time