TIDUF34 july   2023

 

  1.   1
  2.   Description
  3.   Resources
  4.   Features
  5.   Applications
  6.   6
  7. 1System Description
    1. 1.1 Key System Specifications
  8. 2System Overview
    1. 2.1 Block Diagram
    2. 2.2 Design Considerations
    3. 2.3 Highlighted Products
      1. 2.3.1  DP83TD510E
      2. 2.3.2  AM2434
      3. 2.3.3  TPS2660
      4. 2.3.4  TPS79801-Q1
      5. 2.3.5  MSP430FR2476
      6. 2.3.6  TLV7031
      7. 2.3.7  ATL431
      8. 2.3.8  LM74700-Q1
      9. 2.3.9  TPS62825A
      10. 2.3.10 TPS61023
      11. 2.3.11 TLVM13630
      12. 2.3.12 LSF0108
  9. 3System Design Theory
    1. 3.1 Power Supply
    2. 3.2 PoDL PD and Coupling Network
    3. 3.3 Sitara Technology Module
    4. 3.4 Boot Mode
    5. 3.5 PHI and BoosterPack Headers
  10. 4Hardware, Software, Testing Requirements, and Test Results
    1. 4.1 Hardware Requirements
      1. 4.1.1 Boot Switch Configuration
      2. 4.1.2 Reference Design Start-Up
    2. 4.2 Software Requirements
      1. 4.2.1 PD Firmware
      2. 4.2.2 MCU Firmware
    3. 4.3 Test Setup
    4. 4.4 Test Results
  11. 5Design and Documentation Support
    1. 5.1 Design Files
      1. 5.1.1 Schematics
      2. 5.1.2 BOM
    2. 5.2 Tools and Software
    3. 5.3 Documentation Support
    4. 5.4 Support Resources
    5. 5.5 Trademarks
  12. 6About the Author

4.1 Hardware Requirements

Figure 4-1 shows the important interfaces of the reference design.


GUID-20230525-SS0I-VFTV-TTNV-3PFMRJWGMTK3-low.svg

Figure 4-1 Overview of Important Connectors

To power the board, either a 10 BASE-T1L SPE switch or gateway with enabled PoDL (according to 802.3cg) with SCCP can be used. If such a device is not available, a media converter without power can be used and power can be supplied externally through a 24-V, 0.5-A power supply through the barrel jack. The board can also be operated without an SPE connection.

If the PHI connector is used, make sure to set the serial mode or parallel mode according to the connected ADC board. Also the voltage selection has to be correct to not damage the connected ADC. The settings shown above are for a connection to TIDA-010249.

For software development, the USB connector provides access to UART, so debug output can be seen. To avoid ground loops, especially when powered through PoDL, this interface is isolated.

Software can be loaded through a JTAG header or from an SD card.

The MSP430, responsible for PoDL can be programmed and debugged through the corresponding pin headers. The additional PoDL debug header allows easy access to SCCP-related data in and outputs, so a logic analyzer can be connected for debugging.