Home Battery management ICs Battery protectors
Home
Battery management ICs
Battery protectors

BQ2204A

LAST TIME BUY

SRAM Nonvolatile Controller IC for 4 SRAM Banks

Order now
Data sheet

BQ2204A

LAST TIME BUY
Data sheet Order now

Product details

Rating Catalog Features 4-Bank SRAM, CMOS, Non-volatile controller, Write-protection Operating current (typ) (µA) 3000 Vin (max) (V) 5.5 Operating temperature range (°C) -40 to 85
Rating Catalog Features 4-Bank SRAM, CMOS, Non-volatile controller, Write-protection Operating current (typ) (µA) 3000 Vin (max) (V) 5.5 Operating temperature range (°C) -40 to 85
PDIP (N) 16 181.42 mm² 19.3 x 9.4 SOIC (D) 16 59.4 mm² 9.9 x 6
  • Power monitoring and switching for 3-volt battery-backup applications
  • Write-protect control
  • 2-input decoder for control of up to 4 banks of SRAM
  • 3-volt primary cell inputs
  • Less than 10ns chip-enable propagation delay
  • 5% or 10% supply operation
  • Power monitoring and switching for 3-volt battery-backup applications
  • Write-protect control
  • 2-input decoder for control of up to 4 banks of SRAM
  • 3-volt primary cell inputs
  • Less than 10ns chip-enable propagation delay
  • 5% or 10% supply operation

The CMOS bq2204A SRAM Non-volatile Controller Unit provides all necessary functions for converting up to four banks of standard CMOS SRAM into nonvolatile read/write memory.

A precision comparator monitors the 5V VCC input for an out-of-tolerance condi-tion. When out-of-tolerance is detected, the four conditioned chip-enable outputs are forced inactive to write-protect up to four banks of SRAM.

During a power failure, the external SRAMs are switched from the VCC supply to one of two 3V backup sup-plies. On a subsequent power-up, the SRAMs are write-protected until a power-valid condition exists.

During power-valid operation, a two-input decoder transparently selects one of up to four banks of SRAM.

The CMOS bq2204A SRAM Non-volatile Controller Unit provides all necessary functions for converting up to four banks of standard CMOS SRAM into nonvolatile read/write memory.

A precision comparator monitors the 5V VCC input for an out-of-tolerance condi-tion. When out-of-tolerance is detected, the four conditioned chip-enable outputs are forced inactive to write-protect up to four banks of SRAM.

During a power failure, the external SRAMs are switched from the VCC supply to one of two 3V backup sup-plies. On a subsequent power-up, the SRAMs are write-protected until a power-valid condition exists.

During power-valid operation, a two-input decoder transparently selects one of up to four banks of SRAM.
filter Find other Battery protectors
Download

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Top documentation Type Title Format options Date
* Data sheet X4 SRAM Nonvolatile Controller Unit datasheet 05 Sep 1999

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location