CDCP1803

ACTIVE

1:3 LVPECL clock buffer with programable divider

Top

Product details

Parameters

Function Differential, Fanout Additive RMS jitter (Typ) (fs) 150 Output frequency (Max) (MHz) 800 Number of outputs 3 Output supply voltage (V) 3.3 Core supply voltage (V) 3.3 Features Pin programmable Operating temperature range (C) -40 to 85 Rating Catalog Output type LVPECL Input type LVPECL open-in-new Find other Clock buffers

Package | Pins | Size

VQFN (RGE) 24 16 mm² 4 x 4 open-in-new Find other Clock buffers

Features

  • Distributes One Differential Clock Input to Three LVPECL Differential Clock Outputs
  • Programmable Output Divider for Two LVPECL Outputs
  • Low-Output Skew 15 ps (Typical)
  • VCC Range 3 V–3.6 V
  • Signaling Rate Up to 800-MHz LVPECL
  • Differential Input Stage for Wide Common-Mode Range
  • Provides VBB Bias Voltage Output for Single-Ended Input Signals
  • Receiver Input Threshold ±75 mV
  • 24-Terminal QFN Package (4 mm × 4 mm)
  • Accepts Any Differential Signaling:
    LVDS, HSTL, CML, VML, SSTL-2, and
    Single-Ended: LVTTL/LVCMOS

open-in-new Find other Clock buffers

Description

The CDCP1803 clock driver distributes one pair of differential clock inputs to three pairs of LVPECL differential clock outputs Y[2:0] and Y[2:0] with minimum skew for clock distribution. The CDCP1803 is specifically designed for driving 50-Ω transmission lines.

The CDCP1803 has three control terminals, S0, S1, and S2, to select different output mode settings; see for details. The CDCP1803 is characterized for operation from –40°C to 85°C. For use in single-ended driver applications, the CDCP1803 also provides a VBB output terminal that can be directly connected to the unused input as a common-mode voltage reference.

open-in-new Find other Clock buffers
Download
Similar products you might be interested in
open-in-new Compare products
Similar but not functionally equivalent to the compared device:
CDCM1804 ACTIVE 1:3 LVPECL clock buffer & LVCMOS output & programmable divider 1:4 LVPECL buffer divider
LMK01000 ACTIVE 1.6-GHz high performance clock buffer, divider, and distributor with 3 LVDS & 5 LVPECL outputs 1:8, LVPECL/LVDS buffer divider

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet 1:3 LVPECL Clock Buffer with Programmable Divider, CDCP1803 datasheet (Rev. F) Dec. 04, 2013
Application note Dual Purposes: Data Buffer, The Other Face of CDCP1803 Aug. 13, 2004

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARD Download
Description

The ADS6125EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS6125 device, a low power 12-bit 125 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a flexible environment to (...)

Features
  • Transformer coupled analog input path
  • Transformer coupled clock input path
  • Amplifier path based on the THS4509
  • Configurable parallel output modes
  • Direct connection to TSW1100 High Speed ADC Capture Card
  • Separate analog and digital supply connections
EVALUATION BOARD Download
Description

The ADS6142EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS6142 device, a low power 14-bit 65 MSPS analog to digital converter. The ADC features a configurable parallel DDR LVDS or CMOS outputs. The EVM provides a flexible environment to test (...)

Features
  • Transformer coupled analog input path
  • Transformer coupled clock input path
  • Amplifier path based on the THS4509
  • Configurable parallel output modes
  • Direct connection to TSW1100 High Speed ADC Capture Card
  • Separate analog and digital supply connections

Design tools & simulation

SIMULATION MODEL Download
SCAC048B.ZIP (14 KB) - IBIS Model
SIMULATION TOOL Download
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Features
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)

CAD/CAE symbols

Package Pins Download
VQFN (RGE) 24 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos