Product details

Function Buffer Protocols LVDS, LVPECL, CML Number of transmitters 1 Number of receivers 1 Supply voltage (V) 3.3 Signaling rate (Mbps) 1000 Input signal LVDS, LVPECL, CML Output signal LVDS Rating Catalog Operating temperature range (C) -40 to 85
Function Buffer Protocols LVDS, LVPECL, CML Number of transmitters 1 Number of receivers 1 Supply voltage (V) 3.3 Signaling rate (Mbps) 1000 Input signal LVDS, LVPECL, CML Output signal LVDS Rating Catalog Operating temperature range (C) -40 to 85
WSON (NGQ) 8 9 mm² 3 x 3
  • DC - 1.0 Gbps Low Jitter, High Noise Immunity, Low Power Operation
  • On-chip 100Ω Input and Output Termination Minimizes Insertion and Return Losses, Reduces Component Count and Minimizes Board Space
  • 7 kV ESD on LVDS I/O Pins Protects Adjoining Components
  • Small 3 mm x 3 mm 8-WSON Space Saving Package

All trademarks are the property of their respective owners.

  • DC - 1.0 Gbps Low Jitter, High Noise Immunity, Low Power Operation
  • On-chip 100Ω Input and Output Termination Minimizes Insertion and Return Losses, Reduces Component Count and Minimizes Board Space
  • 7 kV ESD on LVDS I/O Pins Protects Adjoining Components
  • Small 3 mm x 3 mm 8-WSON Space Saving Package

All trademarks are the property of their respective owners.

The DS10BR150 is a single channel 1.0 Gbps LVDS buffer optimized for high-speed signal transmission over lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity.

Wide input common mode range allows the receiver to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. The differential inputs and outputs are internally terminated with a 100Ω resistor to lower device input and output return losses, reduce component count and further minimize board space.

The DS10BR150 is a single channel 1.0 Gbps LVDS buffer optimized for high-speed signal transmission over lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity.

Wide input common mode range allows the receiver to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. The differential inputs and outputs are internally terminated with a 100Ω resistor to lower device input and output return losses, reduce component count and further minimize board space.

Download

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet DS10BR150 1.0 Gbps LVDS Buffer / Repeater datasheet (Rev. D) 12 Apr 2013
User guide 1.06 Gbps LVDS Buffer Repeater (DS10BR150) Evaluation Kit 25 Jan 2012

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

DS10BR150EVK — 1.06 Gbps LVDS Buffer Repeater (DS10BR150) Evaluation Kit

The DS10BR150EVK is an evaluation kit designed for demonstrating performance of the 1.06 Gbps LVDS Buffer / Repeater (DS10BR150). The purpose of this document is to: familiarize you with the DS10BR150EVK, suggest the test setup procedures and instrumentation, and guide you through some typical (...)

User guide: PDF
Not available on TI.com
Simulation model

DS10BR150 IBIS Model

SNLM089.ZIP (10 KB) - IBIS Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
WSON (NGQ) 8 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos