LMH0346

ACTIVE

3G HD/SD SDI reclocker with dual differential outputs

Product details

Function Reclocker Power consumption (mW) 365 Data rate (max) (Mbps) 2970 Control interface Pin, SMBus Operating temperature range (°C) -40 to 85
Function Reclocker Power consumption (mW) 365 Data rate (max) (Mbps) 2970 Control interface Pin, SMBus Operating temperature range (°C) -40 to 85
WQFN (NHZ) 24 20 mm² (5 mm × 4 mm) HTSSOP (PWP) 20 41.6 mm² (6.5 mm × 6.4 mm)
  • Supports SMPTE 424M, SMPTE 292M, and SMPTE 259M (C) Serial Digital Video Standards
  • Supports 270 Mbps, 1.483 Gbps, 1.485 Gbps, 2.967 Gbps, and 2.97 Gbps Serial Data Rate Operation
  • Supports DVB-ASI at 270 Mbps
  • Single 3.3V Supply Operation
  • 370 mW Typical Power Consumption
  • Two Differential, Reclocked Outputs
  • Choice of Second Reclocked Output or Low-Jitter, Differential, Data-Rate Clock Output
  • Single 27 MHz External Crystal or Reference Clock Input
  • Manual or Automatic Rate Select Input
  • SD/HD Operating Rate Indicator Output
  • Lock Detect Indicator Output
  • Output Mute Function for Data and Clock
  • Auto/Manual Reclocker Bypass
  • Differential LVPECL Compatible Serial Data Inputs and Outputs
  • LVCMOS Control Inputs and Indicator Outputs
  • 20-Pin HTSSOP or 24-Pin WQFN Package
  • Industrial Temperature Range: -40°C to +85°C
  • Footprint Compatible With the LMH0046 and LMH0026 (HTSSOP Package)

All trademarks are the property of their respective owners.

  • Supports SMPTE 424M, SMPTE 292M, and SMPTE 259M (C) Serial Digital Video Standards
  • Supports 270 Mbps, 1.483 Gbps, 1.485 Gbps, 2.967 Gbps, and 2.97 Gbps Serial Data Rate Operation
  • Supports DVB-ASI at 270 Mbps
  • Single 3.3V Supply Operation
  • 370 mW Typical Power Consumption
  • Two Differential, Reclocked Outputs
  • Choice of Second Reclocked Output or Low-Jitter, Differential, Data-Rate Clock Output
  • Single 27 MHz External Crystal or Reference Clock Input
  • Manual or Automatic Rate Select Input
  • SD/HD Operating Rate Indicator Output
  • Lock Detect Indicator Output
  • Output Mute Function for Data and Clock
  • Auto/Manual Reclocker Bypass
  • Differential LVPECL Compatible Serial Data Inputs and Outputs
  • LVCMOS Control Inputs and Indicator Outputs
  • 20-Pin HTSSOP or 24-Pin WQFN Package
  • Industrial Temperature Range: -40°C to +85°C
  • Footprint Compatible With the LMH0046 and LMH0026 (HTSSOP Package)

All trademarks are the property of their respective owners.

The LMH0346 3 Gbps HD/SD SDI Reclocker retimes serial digital video data conforming to the SMPTE 424M, SMPTE 292M, and SMPTE 259M (C) standards. The LMH0346 operates at serial data rates of 270 Mbps, 1.483 Gbps, 1.485 Gbps, 2.967 Gbps, and 2.97 Gbps. The LMH0346 supports DVB-ASI operation at 270 Mbps.

The LMH0346 automatically detects the incoming data rate and adjusts itself to retime the incoming data to suppress accumulated jitter. The LMH0346 recovers the serial data-rate clock and optionally provides it as an output. The LMH0346 has two differential serial data outputs; the second output may be selected as a low-jitter, data-rate clock output. Controls and indicators are: serial clock or second serial data output select, manual rate select input, SD/HD rate indicator output, lock detect output, auto/manual data bypass and output mute. The serial data inputs, outputs, and serial clock outputs are differential LVPECL compatible. The CML serial data and serial clock outputs are suitable for driving 100Ω differentially terminated networks. The control logic inputs and outputs are LVCMOS compatible.

The LMH0346 is powered from a single 3.3V supply. Power dissipation is typically 370 mW.

The device is available in two space-saving packages: a 6.5 X 4.4 mm 20-pin HTSSOP and an even more space–efficient 5 X 4 mm 24-pin WQFN package.

The LMH0346 3 Gbps HD/SD SDI Reclocker retimes serial digital video data conforming to the SMPTE 424M, SMPTE 292M, and SMPTE 259M (C) standards. The LMH0346 operates at serial data rates of 270 Mbps, 1.483 Gbps, 1.485 Gbps, 2.967 Gbps, and 2.97 Gbps. The LMH0346 supports DVB-ASI operation at 270 Mbps.

The LMH0346 automatically detects the incoming data rate and adjusts itself to retime the incoming data to suppress accumulated jitter. The LMH0346 recovers the serial data-rate clock and optionally provides it as an output. The LMH0346 has two differential serial data outputs; the second output may be selected as a low-jitter, data-rate clock output. Controls and indicators are: serial clock or second serial data output select, manual rate select input, SD/HD rate indicator output, lock detect output, auto/manual data bypass and output mute. The serial data inputs, outputs, and serial clock outputs are differential LVPECL compatible. The CML serial data and serial clock outputs are suitable for driving 100Ω differentially terminated networks. The control logic inputs and outputs are LVCMOS compatible.

The LMH0346 is powered from a single 3.3V supply. Power dissipation is typically 370 mW.

The device is available in two space-saving packages: a 6.5 X 4.4 mm 20-pin HTSSOP and an even more space–efficient 5 X 4 mm 24-pin WQFN package.

Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.
View all 12
Top documentation Type Title Format options Date
* Data sheet LMH0346 3 Gbps HD/SD SDI Reclocker with Dual Differential Outputs datasheet (Rev. J) Apr 15, 2013
Selection guide Broadcast and Professional Video Interface Solutions (Rev. E) PDF | HTML Apr 5, 2017
Application note AN-2145 Power Considerations for SDI Products (Rev. B) Apr 26, 2013
Application note AN-1977 LMH0346 Customization with SMBus (Rev. A) Apr 26, 2013
Application note AN-2146 Power Design for SDI and Other Noise-Sensitive Devices (Rev. A) Apr 26, 2013
Application note AN-1943 Understanding Serial Digital Video Bit Rates (Rev. A) Apr 26, 2013
Application note AN-2004 Replacing the CLC016 Reclocker with the LMH0026 (Rev. A) Apr 26, 2013
User guide SD3GDAEVK User Guide Apr 5, 2013
User guide 3 Gbps HD SD SDI Reclocker with Dual Differential Outputs Eval Bd User Guide Jan 26, 2012
Application note High-Speed Board Layout Challenges in FPGA/SDI Sub-Systems Nov 12, 2009
Application note Reference Clock Loop Through Application Jan 16, 2009
Design guide Broadcast Video Owner's Manual Nov 17, 2006

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Package Pins CAD symbols, footprints & 3D models
WQFN (NHZ) 24 Ultra Librarian
HTSSOP (PWP) 20 Ultra Librarian

Ordering & quality

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos