Product details

We are not able to display this information. Please refer to the product data sheet.
  • AEC Q-200 qualified:
    • Device temperature grade 2: –40°C to +105°C
  • Output frequency:
    • Initial frequency offerings: 50, 100, 125, 156.25, 312.5, 625, 1250MHz
    • Other fixed frequencies on request
  • Output formats:
    • LP-HCSL: 50MHz to 625MHz
      • VOH options of 750mV or 850mV
    • LVDS, HS-LVDS, AC-LVPECL: 50MHz to 1250MHz
      • Output swing: 700mVppd to 2Vppd for 3.3V and 700mVppd to 1.6Vppd for 2.5V in 100mVppd step size
      • VCM LVDS, HS-LVDS = 1.2V and VCM AC-LVPECL = VDD/2
  • Ultra-low jitter:
    • 53fs typical RMS jitter at 156.25MHz LP-HCSL output
    • 41fs typical RMS jitter at 312.5MHz LP-HCSL output
    • 45fs typical RMS jitter at 312.5MHz HS-LVDS (1.2Vppd) output
  • Supports PCIe Gen 1 to Gen 7
  • Less than –78dBc spurs for 156.25MHz LP-HCSL PSRR performance (ripple frequencies greater than 10kHz, 50mV supply ripple, 0.1µF decoupling capacitor)
  • ±25ppm frequency accuracy (inclusive of all factors with 10-year aging at 25°C board temperature)
  • 50mA typical current consumption at 3.3V and 156.25MHz LP-HCSL (VOH = 750mV)
  • 2.5V / 3.3V power supply (2.375V through 3.465V)
  • Industry standard 6-pin wettable flank package:
    • 3.2mm × 2.5mm (DLE)
    • Preview, contact TI: 2.0mm × 1.6mm (DLR)
  • AEC Q-200 qualified:
    • Device temperature grade 2: –40°C to +105°C
  • Output frequency:
    • Initial frequency offerings: 50, 100, 125, 156.25, 312.5, 625, 1250MHz
    • Other fixed frequencies on request
  • Output formats:
    • LP-HCSL: 50MHz to 625MHz
      • VOH options of 750mV or 850mV
    • LVDS, HS-LVDS, AC-LVPECL: 50MHz to 1250MHz
      • Output swing: 700mVppd to 2Vppd for 3.3V and 700mVppd to 1.6Vppd for 2.5V in 100mVppd step size
      • VCM LVDS, HS-LVDS = 1.2V and VCM AC-LVPECL = VDD/2
  • Ultra-low jitter:
    • 53fs typical RMS jitter at 156.25MHz LP-HCSL output
    • 41fs typical RMS jitter at 312.5MHz LP-HCSL output
    • 45fs typical RMS jitter at 312.5MHz HS-LVDS (1.2Vppd) output
  • Supports PCIe Gen 1 to Gen 7
  • Less than –78dBc spurs for 156.25MHz LP-HCSL PSRR performance (ripple frequencies greater than 10kHz, 50mV supply ripple, 0.1µF decoupling capacitor)
  • ±25ppm frequency accuracy (inclusive of all factors with 10-year aging at 25°C board temperature)
  • 50mA typical current consumption at 3.3V and 156.25MHz LP-HCSL (VOH = 750mV)
  • 2.5V / 3.3V power supply (2.375V through 3.465V)
  • Industry standard 6-pin wettable flank package:
    • 3.2mm × 2.5mm (DLE)
    • Preview, contact TI: 2.0mm × 1.6mm (DLR)

Texas Instruments’ high-precision bulk-acoustic wave (BAW) micro-resonator technology is integrated directly into a package allowing for low jitter clock circuitry. BAW is fully designed and manufactured at TI factories like other silicon-based fabrication processes.

The LMK6L-Q1 device is an ultra-low jitter, fixed frequency oscillator. This device incorporates the BAW as the resonator source. The device is factory programmed per specific operation mode including frequency, output type, function pin, and frequency stability.

The high-performance clocking, mechanical stability, flexibility, ultra-low jitter, and small package options for this device are designed for reference and core clocks in highspeed SerDes or SoC automotive applications.

Texas Instruments’ high-precision bulk-acoustic wave (BAW) micro-resonator technology is integrated directly into a package allowing for low jitter clock circuitry. BAW is fully designed and manufactured at TI factories like other silicon-based fabrication processes.

The LMK6L-Q1 device is an ultra-low jitter, fixed frequency oscillator. This device incorporates the BAW as the resonator source. The device is factory programmed per specific operation mode including frequency, output type, function pin, and frequency stability.

The high-performance clocking, mechanical stability, flexibility, ultra-low jitter, and small package options for this device are designed for reference and core clocks in highspeed SerDes or SoC automotive applications.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Top documentation Type Title Format options Date
* Data sheet LMK6L-Q1 Ultra-Low Jitter, High-performance Differential Automotive BAW Oscillator datasheet PDF | HTML 29 Jun 2026

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tool

PLLATINUMSIM-SW PLL loop filter, phase noise, lock time, and spur simulation tool

PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.

Supported products & hardware

Supported products & hardware

Download options
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos