Product details

Architecture Fixed Gain/Buffer Number of channels (#) 1 Total supply voltage (Min) (+5V=5, +/-5V=10) 7 Total supply voltage (Max) (+5V=5, +/-5V=10) 13 GBW (Typ) (MHz) 500 BW @ Acl (MHz) 500 Acl, min spec gain (V/V) 2 Slew rate (Typ) (V/us) 2675 Vn at flatband (Typ) (nV/rtHz) 6.1 Vn at 1 kHz (Typ) (nV/rtHz) 6.1 Iq per channel (Typ) (mA) 32 Vos (offset voltage @ 25 C) (Max) (mV) 5 Rail-to-rail No Rating Catalog Operating temperature range (C) -40 to 85 CMRR (Typ) (dB) 66 Input bias current (Max) (pA) 50 Offset drift (Typ) (uV/C) 10 Output current (Typ) (mA) 70 2nd harmonic (dBc) 75 3rd harmonic (dBc) 96 @ MHz 10
Architecture Fixed Gain/Buffer Number of channels (#) 1 Total supply voltage (Min) (+5V=5, +/-5V=10) 7 Total supply voltage (Max) (+5V=5, +/-5V=10) 13 GBW (Typ) (MHz) 500 BW @ Acl (MHz) 500 Acl, min spec gain (V/V) 2 Slew rate (Typ) (V/us) 2675 Vn at flatband (Typ) (nV/rtHz) 6.1 Vn at 1 kHz (Typ) (nV/rtHz) 6.1 Iq per channel (Typ) (mA) 32 Vos (offset voltage @ 25 C) (Max) (mV) 5 Rail-to-rail No Rating Catalog Operating temperature range (C) -40 to 85 CMRR (Typ) (dB) 66 Input bias current (Max) (pA) 50 Offset drift (Typ) (uV/C) 10 Output current (Typ) (mA) 70 2nd harmonic (dBc) 75 3rd harmonic (dBc) 96 @ MHz 10
SOT-23 (DBV) 5 5 mm² 2.9 x 1.6 VSON (DRB) 8 9 mm² 3.0 x 3.0
  • HIGH BANDWIDTH: 500 MHz (G = +2 V/V)
  • HIGH SLEW RATE: 2675 V/µs (4-V Step)
  • EXCELLENT THD: –71dBc at 10 MHz
  • LOW INPUT VOLTAGE NOISE: 6.1 nV/√Hz
  • FAST OVERDRIVE RECOVERY: 8 ns
  • FAST SETTLING TIME (1% 4-V Step): 7.9 ns
  • LOW INPUT OFFSET VOLTAGE: ±1 mV
  • LOW INPUT BIAS CURRENT: ±10 pA
  • HIGH INPUT IMPEDANCE: 1012 ||2.5 pF
  • INTERNAL GAIN SETTING RESISTORS:
    G = +2 V/V or G = –1 V/V
  • HIGH OUTPUT CURRENT: 70 mA
  • APPLICATIONS
    • TEST AND MEASUREMENT FRONT-END
    • HIGH-INPUT IMPEDANCE PROBES
    • DATA ACQUISITION CARDS
    • OSCILLOSCOPE INPUT
    • ADC INPUT AMPLIFIER

All trademarks are the property of their respective owners.

  • HIGH BANDWIDTH: 500 MHz (G = +2 V/V)
  • HIGH SLEW RATE: 2675 V/µs (4-V Step)
  • EXCELLENT THD: –71dBc at 10 MHz
  • LOW INPUT VOLTAGE NOISE: 6.1 nV/√Hz
  • FAST OVERDRIVE RECOVERY: 8 ns
  • FAST SETTLING TIME (1% 4-V Step): 7.9 ns
  • LOW INPUT OFFSET VOLTAGE: ±1 mV
  • LOW INPUT BIAS CURRENT: ±10 pA
  • HIGH INPUT IMPEDANCE: 1012 ||2.5 pF
  • INTERNAL GAIN SETTING RESISTORS:
    G = +2 V/V or G = –1 V/V
  • HIGH OUTPUT CURRENT: 70 mA
  • APPLICATIONS
    • TEST AND MEASUREMENT FRONT-END
    • HIGH-INPUT IMPEDANCE PROBES
    • DATA ACQUISITION CARDS
    • OSCILLOSCOPE INPUT
    • ADC INPUT AMPLIFIER

All trademarks are the property of their respective owners.

The OPA653 combines a very wideband voltage-feedback operational amplifier with a JFET-input stage with internal gain setting resistors to achieve an ultra-high, dynamic-range amplifier for fixed gain of +2-V/V or –1-V/V applications.

The 500-MHz wide gain of +2-V/V bandwidth is complemented by a very high 2675-V/µs slew rate and fast settling time that make it ideal for time-domain and pulse-oriented applications.

Excellent –72-dBc THD distortion performance at 10 MHz makes the OPA653 an excellent choice for frequency-domain and FFT analysis applications.

Additionally, with the low 6.1-nV/√Hz voltage noise, low bias current, and high impedance JFET input, it supports very low noise, wideband, high input impedance applications. Examples include high-impedance probes, data acquisition cards, and oscilloscope front-ends.

The OPA653 combines a very wideband voltage-feedback operational amplifier with a JFET-input stage with internal gain setting resistors to achieve an ultra-high, dynamic-range amplifier for fixed gain of +2-V/V or –1-V/V applications.

The 500-MHz wide gain of +2-V/V bandwidth is complemented by a very high 2675-V/µs slew rate and fast settling time that make it ideal for time-domain and pulse-oriented applications.

Excellent –72-dBc THD distortion performance at 10 MHz makes the OPA653 an excellent choice for frequency-domain and FFT analysis applications.

Additionally, with the low 6.1-nV/√Hz voltage noise, low bias current, and high impedance JFET input, it supports very low noise, wideband, high input impedance applications. Examples include high-impedance probes, data acquisition cards, and oscilloscope front-ends.

Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 7
Type Title Date
* Data sheet Wideband, Fixed Gain, JFET-Input Amplifier datasheet (Rev. A) 04 Nov 2009
Technical article How to reduce distortion in high-voltage, high-frequency signal generation for AWGs 30 Oct 2018
Technical article What are the advantages of using JFET-input amplifiers in high-speed applications? 19 Jun 2018
Technical article Unique active mux capability combines buffer and switch into one solution 10 Oct 2017
E-book The Signal e-book: A compendium of blog posts on op amp design topics 28 Mar 2017
Technical article How to minimize filter loss when you drive an ADC 20 Oct 2016
Application note Noise Analysis for High Speed Op Amps (Rev. A) 17 Jan 2005

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

OPA653EVM — OPA653 evaluation module

The OPA653EVM is an evaluation module for the DBR (8-lead VSON) package.

The OPA653EVM is designed to quickly and easily demonstrate the functionality and versatility of the amplifier. The EVM is ready to connect to power, signal source, and test instruments through the use of on-board connectors.

The (...)

In stock
Limit: 1
Simulation model

OPA653 PSpice Model (Rev. A)

SBOM351A.ZIP (36 KB) - PSpice Model
Simulation model

OPA653 TINA-TI Reference Design (Rev. A)

SBOM352A.TSC (55 KB) - TINA-TI Reference Design
Simulation model

OPA653 TINA-TI Spice Model

SBOM353.TSM (5 KB) - TINA-TI Spice Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Calculation tool

ANALOG-ENGINEER-CALC — Analog engineer's calculator

The Analog Engineer’s Calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting op-amp gain with feedback (...)
Calculation tool

VOLT-DIVIDER-CALC — Voltage Divider Determines A Set of Resistors for a Voltage Divider

VOLT-DIVIDER-CALC quickly determines a set of resistors for a voltage divider. This KnowledgeBase Javascript utility can be used to find a set of resistors for a voltage divider to achieve the desired output voltage. This calculator can also be used to design non-inverting attentuation circuits.

(...)

Not available
Package Pins Download
SON (DRB) 8 View options
SOT-23 (DBV) 5 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos