SN65HVD179

ACTIVE

5 V Full-Duplex RS-485/RS-422 Drivers and Balanced Receivers

Product details

Number of receivers 1 Number of transmitters 1 Duplex Full Signaling rate (max) (Mbps) 25 Fault protection (V) -9 to 14 Common-mode range (V) -7 to 12 Number of nodes 64 Isolated No Supply current (max) (µA) 2700 Rating Catalog Operating temperature range (°C) -40 to 85
Number of receivers 1 Number of transmitters 1 Duplex Full Signaling rate (max) (Mbps) 25 Fault protection (V) -9 to 14 Common-mode range (V) -7 to 12 Number of nodes 64 Isolated No Supply current (max) (µA) 2700 Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² (4.9 mm × 6 mm)
  • Designed for INTERBUS Applications
  • Balanced Receiver Thresholds
  • 1/2 Unit-Load (up to 64 nodes on the bus)
  • Bus-Pin ESD Protection 15 kV HBM
  • Bus-Fault Protection of -7V to 12V
  • Thermal Shutdown Protection
  • Power-Up/Down Glitch-free Bus Inputs and Outputs
  • Designed for RS-422 and RS-485 Networks
  • APPLICATIONS
    • Digital Motor Control
    • Utility Meters
    • Chassis-to-Chassis Interconnections
    • Electronic Security Stations
    • Industrial, Process, and Building Automation
    • Point-of-Sale (POS) Terminals and Networks
    • DTE/DCE Interfaces

  • Designed for INTERBUS Applications
  • Balanced Receiver Thresholds
  • 1/2 Unit-Load (up to 64 nodes on the bus)
  • Bus-Pin ESD Protection 15 kV HBM
  • Bus-Fault Protection of -7V to 12V
  • Thermal Shutdown Protection
  • Power-Up/Down Glitch-free Bus Inputs and Outputs
  • Designed for RS-422 and RS-485 Networks
  • APPLICATIONS
    • Digital Motor Control
    • Utility Meters
    • Chassis-to-Chassis Interconnections
    • Electronic Security Stations
    • Industrial, Process, and Building Automation
    • Point-of-Sale (POS) Terminals and Networks
    • DTE/DCE Interfaces

The SN65HVD179 is a differential line driver and differential-input line receiver that operates with a 5-V power supply. Each driver and receiver has separate input and output pins for full-duplex bus communication designs. They are designed for balanced transmission lines and interoperation with ANSI TIA/EIA-485A, TIA/EIA-422-B, ITU-T v.11, and ISO 8482:1993 standard-compliant devices.

The differential bus driver and receiver are monolithic, integrated circuits designed for full-duplex bi-directional data communication on multipoint bus-transmission lines at signaling rates(1) up to 25 Mbps. The SN65HVD179 is fully enabled with no external enabling pins.

The 1/2 unit load receiver has a high receiver input resistance. This results in lower bus leakage currents over the common-mode voltage range, and reduces the total amount of current that a 485 driver is forced to source or sink when transmitting.

The balanced differential receiver input threshold makes the SN65HVD179 fully compatible with fieldbus requirements that define an external failsafe structure.

(1)The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

The SN65HVD179 is a differential line driver and differential-input line receiver that operates with a 5-V power supply. Each driver and receiver has separate input and output pins for full-duplex bus communication designs. They are designed for balanced transmission lines and interoperation with ANSI TIA/EIA-485A, TIA/EIA-422-B, ITU-T v.11, and ISO 8482:1993 standard-compliant devices.

The differential bus driver and receiver are monolithic, integrated circuits designed for full-duplex bi-directional data communication on multipoint bus-transmission lines at signaling rates(1) up to 25 Mbps. The SN65HVD179 is fully enabled with no external enabling pins.

The 1/2 unit load receiver has a high receiver input resistance. This results in lower bus leakage currents over the common-mode voltage range, and reduces the total amount of current that a 485 driver is forced to source or sink when transmitting.

The balanced differential receiver input threshold makes the SN65HVD179 fully compatible with fieldbus requirements that define an external failsafe structure.

(1)The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device.
THVD1551 ACTIVE 5V RS-485 Transceivers With ±18kV IEC ESD Protection Pin-to-pin device that offers integrated IEC ESD protection (18-kV contact discharge), IEC EFT (4-kV noise immunity), and extended common voltage range

Technical documentation

No results found. Please clear your search and try again.
View all 1
Top documentation Type Title Format options Date
* Data sheet 5-V Full-Duplex RS-485/RS-422 Driver and Balanced Receiver datasheet (Rev. C) Jul 16, 2008

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

SN65HVD179 IBIS Model

SLLC305.ZIP (11 KB) - IBIS model
Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
SOIC (D) 8 Ultra Librarian

Ordering & quality

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos