Terminating Resistor(1)The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).
The SN65LVDS122 and SN65LVDT122 are crosspoint switches that use low voltage differential signaling (LVDS) to achieve signaling rates as high as 1.5 Gbps. They are pin-compatible speed upgrades to the SN65LVDS22 and SN65LVDM22. The internal signal paths maintain differential signaling for high speeds and low signal skews. These devices have a 0 V to 4 V common-mode input range that accepts LVDS, LVPECL, CML inputs. Two logic pins (S0 and S1) set the internal configuration between the differential inputs and outputs. This allows the flexibility to perform the following configurations: 2 x 2 crosspoint switch, 2:1 mux, 1:2 splitter or dual repeater/translator within a single device. Additionally, SN65LVDT122 incorporates a 110- termination resistor for those applications where board space is a premium. Although these devices are designed for 1.5 Gbps, some applications at a 2-Gbps data rate can be supported depending on loading and signal quality.
The intended application of this device is ideal for loopback switching for diagnostic routines, fanout buffering of clock/data distribution provide protection in fault-tolerant systems, clock muxing in optical modules, and for overall signal boosting over extended distances.
The SN65LVDS122 and SN65LVDT122 are characterized for operation from –40°C to 85°C.
| Type | Title | Date | ||
|---|---|---|---|---|
| * | Data sheet | SN65LVDS122, SN65LVDT122 - 1.5 Gbps 2 x 2 LVDS Crosspoint Switch datasheet (Rev. B) | 02 Jun 2004 | |
| EVM User's guide | SN65LVDS122EVM User's Guide (Rev. A) | 11 Mar 2003 |
For additional terms or required resources, click any title below to view the detail page where available.
The SN65LVDS125A is a 4 x 4 non-blocking cross point switch. Low-Voltage differential signaling (LVDS) is used to achieve signaling rates of 1.5 Gbps per channel. Each output driver includes a 4:1 multiplexer to allow any input to be routed to any output.Internal signal paths are fully differential (...)
| Package | Pins | Download |
|---|---|---|
| SOIC (D) | 16 | View options |
| TSSOP (PW) | 16 | View options |
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.