Product details

Function General-purpose timer Iq (typ) (mA) 0.2 Rating Automotive Operating temperature range (°C) -40 to 125 TI functional safety category Functional Safety-Capable
Function General-purpose timer Iq (typ) (mA) 0.2 Rating Automotive Operating temperature range (°C) -40 to 125 TI functional safety category Functional Safety-Capable
SOT-23-THN (DDF) 8 8.12 mm² (2.9 mm × 2.8 mm) SOIC (D) 8 29.4 mm² (4.9 mm × 6 mm)
  • AEC-Q100 qualified for automotive applications:
    • Temperature grade 1: –40°C to +125°C, TA
  • Functional Safety-Capable
  • Very-low power consumption
    • 1mW (typical) at VDD = 5V
  • Astable operation up to 3MHz
  • CMOS output capable of swinging rail to rail
  • High-output-current capability
    • Sink 200mA
    • Source 50mA
  • Output fully compatible with CMOS, TTL, and MOS logic
  • Integrated RESET pullup to VDD
  • Power-on reset to known state
  • Integrated thermal shutdown protection
  • Single-supply operation from 1.5V to 18V
  • AEC-Q100 qualified for automotive applications:
    • Temperature grade 1: –40°C to +125°C, TA
  • Functional Safety-Capable
  • Very-low power consumption
    • 1mW (typical) at VDD = 5V
  • Astable operation up to 3MHz
  • CMOS output capable of swinging rail to rail
  • High-output-current capability
    • Sink 200mA
    • Source 50mA
  • Output fully compatible with CMOS, TTL, and MOS logic
  • Integrated RESET pullup to VDD
  • Power-on reset to known state
  • Integrated thermal shutdown protection
  • Single-supply operation from 1.5V to 18V

The TLC3555-Q1 is a monolithic timing circuit fabricated using a TI CMOS process. The timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies to 3MHz and even beyond. The TLC3555-Q1 improves upon the existing TLC555 from both a performance and feature standpoint, with tighter specification tolerances and additional features, such as thermal shutdown and power-on reset.

The trigger, threshold, and reset logic of the TLC3555-Q1 follow the same truth table as the TLC555. Set the reset pin (RESET) high for typical operation, or set the reset pin low to reset the flip-flop and force the output low. The TLC3555-Q1 features an internal pullup resistor from RESET to VDD, which can reduce passive count and save board area.

As a result of low propagation delay and rapid rise and fall times, the TLC3555-Q1 supports higher-frequency astable operation than previous timers such as the NE555 and TLC555. At a 15V supply, the TLC3555-Q1 achieves a clean square wave at 3.1MHz in TI’s conventional astable test circuit. When used as an oscillator, with the output and inputs tied together, the TLC3555-Q1 achieves an oscillatory frequency of 7.2MHz. Circuit parasitics dominate the response at high frequencies. In addition to the D package, which is pin-to-pin compatible with the TLC555, the TLC3555-Q1 is offered in a DDF package that enables concise implementations with reduced parasitics.

The TLC3555-Q1 is a monolithic timing circuit fabricated using a TI CMOS process. The timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies to 3MHz and even beyond. The TLC3555-Q1 improves upon the existing TLC555 from both a performance and feature standpoint, with tighter specification tolerances and additional features, such as thermal shutdown and power-on reset.

The trigger, threshold, and reset logic of the TLC3555-Q1 follow the same truth table as the TLC555. Set the reset pin (RESET) high for typical operation, or set the reset pin low to reset the flip-flop and force the output low. The TLC3555-Q1 features an internal pullup resistor from RESET to VDD, which can reduce passive count and save board area.

As a result of low propagation delay and rapid rise and fall times, the TLC3555-Q1 supports higher-frequency astable operation than previous timers such as the NE555 and TLC555. At a 15V supply, the TLC3555-Q1 achieves a clean square wave at 3.1MHz in TI’s conventional astable test circuit. When used as an oscillator, with the output and inputs tied together, the TLC3555-Q1 achieves an oscillatory frequency of 7.2MHz. Circuit parasitics dominate the response at high frequencies. In addition to the D package, which is pin-to-pin compatible with the TLC555, the TLC3555-Q1 is offered in a DDF package that enables concise implementations with reduced parasitics.

Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.
View all 2
Top documentation Type Title Format options Date
* Data sheet TLC3555-Q1 Automotive High-Speed CMOS Timer datasheet (Rev. B) PDF | HTML Jun 4, 2026
Functional safety information TLC3555-Q1 Functional Safety FIT Rate, FMD and Pin FMA PDF | HTML Jul 11, 2024

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

TLC3555EVM — TLC3555-Q1 evaluation module

The TLC3555EVM evaluation module (EVM) is designed to help users easily evaluate and test the operation and functionality of the TLC3555 device. The EVM can be configured in standard timer circuit configurations for evaluation. The EVM operates on a single-supply from 1.5V to 18V. The default (...)

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Package Pins CAD symbols, footprints & 3D models
SOT-23-THN (DDF) 8 Ultra Librarian
SOIC (D) 8 Ultra Librarian

Ordering & quality

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos