CD74HC574

Name: CD74HC574
Brand: TI
SKU: CD74HC574
Price: 0.29 USD

AKTIV

8-fache D-Flipflops mit positiver Flankenauslösung, Highspeed-CMOS-Logik, mit Tri-State-Ausgängen

Jetzt bestellen

Datenblatt

document-pdfAcrobat CDx4HC374 High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State Positive-Edge Triggered datasheet (Rev. E) (Englisch) PDF | HTML

CD74HC574

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Number of channels

Technology family

Supply voltage (min) (V)

Supply voltage (max) (V)

Input type

Standard CMOS

Output type

3-State

Clock frequency (max) (MHz)

IOL (max) (mA)

7.8

IOH (max) (mA)

-7.8

Supply current (max) (µA)

Features

Balanced outputs, High speed (tpd 10-50ns), Positive input clamp diode

Operating temperature range (°C)

-55 to 125

Rating

Catalog

Number of channels

Technology family

Supply voltage (min) (V)

Supply voltage (max) (V)

Input type

Standard CMOS

Output type

3-State

Clock frequency (max) (MHz)

IOL (max) (mA)

7.8

IOH (max) (mA)

-7.8

Supply current (max) (µA)

Features

Balanced outputs, High speed (tpd 10-50ns), Positive input clamp diode

Operating temperature range (°C)

-55 to 125

Rating

Catalog

PDIP (N)

228.702 mm² 24.33 x 9.4

SOIC (DW)

131.84 mm² 12.8 x 10.3

Buffered inputs
Common three-state output enable control
Three-state outputs
Bus line driving capability
Typical propagation delay (clock to Q) = 15 ns at V_CC = 5 V, C_L = 15 pF, T_A = 25℃
Fanout (over temperature range)
- Standard outputs: 10 LSTTL loads
- Bus driver outputs: 15 LSTTL loads
Wide operating temperature range: –55℃ to 125℃
Balanced propagation delay and transition times
Significant power reduction compared to LSTTL Logic ICs
HC types
- 2-V to 6-V operation
- High noise immunity: N_IL = 30%, N_IH = 30% of V_CC at V_CC = 5 V
HCT types
- 4.5-V to 5.5-V Operation
- Direct LSTTL input logic compatibility, V_IL = 0.8 V (max), V_IH = 2 V (min)
- CMOS input compatibility, I_I ≤ 1µA at V_OL, V_OH

Buffered inputs
Common three-state output enable control
Three-state outputs
Bus line driving capability
Typical propagation delay (clock to Q) = 15 ns at V_CC = 5 V, C_L = 15 pF, T_A = 25℃
Fanout (over temperature range)
- Standard outputs: 10 LSTTL loads
- Bus driver outputs: 15 LSTTL loads
Wide operating temperature range: –55℃ to 125℃
Balanced propagation delay and transition times
Significant power reduction compared to LSTTL Logic ICs
HC types
- 2-V to 6-V operation
- High noise immunity: N_IL = 30%, N_IH = 30% of V_CC at V_CC = 5 V
HCT types
- 4.5-V to 5.5-V Operation
- Direct LSTTL input logic compatibility, V_IL = 0.8 V (max), V_IH = 2 V (min)
- CMOS input compatibility, I_I ≤ 1µA at V_OL, V_OH

open-in-new

Andere D-Typ-Flipflops suchen

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star

=Von TI ausgewählte Top-Empfehlungen für dieses Produkt

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.

Alle anzeigen 15

	Typ	Titel		Datum
*	Data sheet	CDx4HC374 High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State Positive-Edge Triggered datasheet (Rev. E)	PDF \| HTML	14 Okt 2022
	Application note	Power-Up Behavior of Clocked Devices (Rev. B)	PDF \| HTML	15 Dez 2022
	Application note	Implications of Slow or Floating CMOS Inputs (Rev. E)		26 Jul 2021
	Selection guide	Logic Guide (Rev. AB)		12 Jun 2017
	Application note	Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)		02 Dez 2015
	User guide	LOGIC Pocket Data Book (Rev. B)		16 Jan 2007
	Application note	Semiconductor Packing Material Electrostatic Discharge (ESD) Protection		08 Jul 2004
	User guide	Signal Switch Data Book (Rev. A)		14 Nov 2003
	Application note	TI IBIS File Creation, Validation, and Distribution Processes		29 Aug 2002
	Application note	CMOS Power Consumption and CPD Calculation (Rev. B)		01 Jun 1997
	Application note	Designing With Logic (Rev. C)		01 Jun 1997
	Application note	Input and Output Characteristics of Digital Integrated Circuits		01 Okt 1996
	Application note	Live Insertion		01 Okt 1996
	Application note	SN54/74HCT CMOS Logic Family Applications and Restrictions		01 Mai 1996
	Application note	Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc		01 Apr 1996

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

14-24-LOGIC-EVM — Generisches Logikprodukt-Evaluierungsmodul für 14-polige bis 24-polige D-, DB-, DGV-, DW-, DYY-, NS-

Das 14-24-LOGIC-EVM-Evaluierungsmodul (EVM) ist für die Unterstützung aller Logikgeräte konzipiert, die sich in einem 14-Pin- bis 24-Pin-D-, DW-, DB-, NS-, PW-, DYY- oder DGV-Gehäuse befinden.

Benutzerhandbuch: PDF | HTML