SN74AVCBH164245

AKTIV

16-Bit-Bustransceiver, doppelte Stromversorgung, mit Konfig. Spannungs-Umsetzung und Tri-State-Ausgä

Jetzt bestellen

Datenblatt

document-pdfAcrobat 16-Bit Dual-Supply Bus Transceiver datasheet (Rev. B) (Englisch)

SN74AVCBH164245

AKTIV

Datenblatt

Jetzt bestellen

Produktdetails

Bits (#)

16

Data rate (max) (Mbps)

200

Topology

Push-Pull

Vin (min) (V)

1.4

Vin (max) (V)

3.6

Vout (min) (V)

1.4

Vout (max) (V)

3.6

Applications

GPIO, JTAG, SPI, UART

Features

Output damping resistors, Output enable, Overvoltage tolerant inputs, Partial power down (Ioff)

Prop delay (ns)

3.1

Technology family

AVC

Supply current (max) (mA)

0.08

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Bits (#)

16

Data rate (max) (Mbps)

200

Topology

Push-Pull

Vin (min) (V)

1.4

Vin (max) (V)

3.6

Vout (min) (V)

1.4

Vout (max) (V)

3.6

Applications

GPIO, JTAG, SPI, UART

Features

Output damping resistors, Output enable, Overvoltage tolerant inputs, Partial power down (Ioff)

Prop delay (ns)

3.1

Technology family

AVC

Supply current (max) (mA)

0.08

Rating

Catalog

Operating temperature range (°C)

-40 to 85

TVSOP (DGV)

48

62.08 mm² (9.7 mm × 6.4 mm)

TSSOP (DGG)

48

101.25 mm² (12.5 mm × 8.1 mm)

Member of the Texas Instruments Widebus™ Family
Dynamic Output Control (DOC™) Circuitry Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
Dynamic Drive Capability Is Equivalent to Standard Outputs With I_OH and I_OL of ±24 mA at 2.5-V V_CC
Control Inputs V_IH/V_IL Levels are Referenced to V_CCB Voltage
If Either V_CC Input Is at GND, Both Ports Are in the High-Impedance State
Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
I_off Supports Partial-Power-Down Mode Operation
Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.4-V to 3.6-V Power Supply Range
Bus Hold on Data Inputs Eliminates the Need for External Pullup/ Pulldown Resistors
Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

Widebus, DOC are trademarks of Texas Instruments.

Member of the Texas Instruments Widebus™ Family
Dynamic Output Control (DOC™) Circuitry Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
Dynamic Drive Capability Is Equivalent to Standard Outputs With I_OH and I_OL of ±24 mA at 2.5-V V_CC
Control Inputs V_IH/V_IL Levels are Referenced to V_CCB Voltage
If Either V_CC Input Is at GND, Both Ports Are in the High-Impedance State
Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
I_off Supports Partial-Power-Down Mode Operation
Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.4-V to 3.6-V Power Supply Range
Bus Hold on Data Inputs Eliminates the Need for External Pullup/ Pulldown Resistors
Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

Widebus, DOC are trademarks of Texas Instruments.

This 16-bit (dual-octal) noninverting bus transceiver uses two separate configurable power-supply rails. The A-port is designed to track V_CCA. V_CCA accepts any supply voltage from 1.4 V to 3.6 V. The B-port is designed to track V_CCB. V_CCB accepts any supply voltage from 1.4 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVCBH164245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the outputs so the buses are effectively isolated.

The SN74AVCBH164245 is designed so that the control pins (1DIR, 2DIR, 1OE, and 2OE) are supplied by V_CCB .

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down, OE should be tied to V_CCB through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_off. The I_off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. If either V_CC input is at GND, both ports are in the high-impedance state.

This 16-bit (dual-octal) noninverting bus transceiver uses two separate configurable power-supply rails. The A-port is designed to track V_CCA. V_CCA accepts any supply voltage from 1.4 V to 3.6 V. The B-port is designed to track V_CCB. V_CCB accepts any supply voltage from 1.4 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVCBH164245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the outputs so the buses are effectively isolated.

The SN74AVCBH164245 is designed so that the control pins (1DIR, 2DIR, 1OE, and 2OE) are supplied by V_CCB .

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down, OE should be tied to V_CCB through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_off. The I_off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. If either V_CC input is at GND, both ports are in the high-impedance state.

filter

Andere Spannungsumsetzer suchen

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.

Alle anzeigen 5

Top-Dokumentation	Typ	Titel	Format-Optionen	Datum
*	Datenblatt	16-Bit Dual-Supply Bus Transceiver datasheet (Rev. B)		28.03.2008
	Anwendungshinweis	Schematic Checklist - A Guide to Designing With Fixed or Direction Control Translators	PDF \| HTML	02.10.2024
	Anwendungshinweis	Schematic Checklist - A Guide to Designing with Auto-Bidirectional Translators	PDF \| HTML	12.07.2024
	Anwendungshinweis	Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A)	PDF \| HTML	03.07.2024
	Auswahlhilfe	Voltage Translation Buying Guide (Rev. A)		15.04.2021

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Simulationsmodell