DP83843

ACTIVE

10/100-Mbps Ethernet PHY transceiver with fiber & AUI support

Order now

Data sheet

document-pdfAcrobat DP83843 PHYTER datasheet (Rev. B)

DP83843

ACTIVE

Data sheet

Order now

Product details

Datarate (Mbps)

10/100

Interface type

MII, SNI

Rating

Catalog

Number of ports

Single

Features

AUI support, FX support

I/O supply voltage (typ) (V)

5

Operating temperature range (°C)

0 to 70

Number of LEDs

6

Datarate (Mbps)

10/100

Interface type

MII, SNI

Rating

Catalog

Number of ports

Single

Features

AUI support, FX support

I/O supply voltage (typ) (V)

5

Operating temperature range (°C)

0 to 70

Number of LEDs

6

QFP (NNC)

80

295.84 mm² (17.2 mm × 17.2 mm)

IEEE 802.3 ENDEC with AUI/10BASE-T transceivers
and built-in filters
IEEE 802.3u 100BASE-TX compatible - directly drives
standard Category 5 UTP, no need for external
100BASE-TX transceiver
Fully Integrated and fully compliant ANSI X3.263 TPPMD
physical sublayer which includes adaptive equalization
and BLW compensation
IEEE 802.3u 100BASE-FX compatible - connects directly
to industry standard Electrical/Optical transceivers
IEEE 802.3u Auto-Negotiation for automatic speed selection
IEEE 802.3u compatible Media Independent Interface
(MII) with Serial Management Interface
Integrated high performance 100 Mb/s clock recovery
circuitry requiring no external filters
Full Duplex support for 10 and 100 Mb/s data rates
MII Serial 10 Mb/s mode
Fully configurable node/switch and 100Mb/s repeater
modes
Programmable loopback modes for flexible systemdiagnostics
Flexible LED support
Single register access to complete PHY status
MDIO interrupt support
Individualized scrambler seed for 100BASE-TX applications
using multiple PHYs
Low power consumption for multi-port applications
Small footprint 80-pin PQFP package

IEEE 802.3 ENDEC with AUI/10BASE-T transceivers
and built-in filters
IEEE 802.3u 100BASE-TX compatible - directly drives
standard Category 5 UTP, no need for external
100BASE-TX transceiver
Fully Integrated and fully compliant ANSI X3.263 TPPMD
physical sublayer which includes adaptive equalization
and BLW compensation
IEEE 802.3u 100BASE-FX compatible - connects directly
to industry standard Electrical/Optical transceivers
IEEE 802.3u Auto-Negotiation for automatic speed selection
IEEE 802.3u compatible Media Independent Interface
(MII) with Serial Management Interface
Integrated high performance 100 Mb/s clock recovery
circuitry requiring no external filters
Full Duplex support for 10 and 100 Mb/s data rates
MII Serial 10 Mb/s mode
Fully configurable node/switch and 100Mb/s repeater
modes
Programmable loopback modes for flexible systemdiagnostics
Flexible LED support
Single register access to complete PHY status
MDIO interrupt support
Individualized scrambler seed for 100BASE-TX applications
using multiple PHYs
Low power consumption for multi-port applications
Small footprint 80-pin PQFP package

The DP83843BVJE is a full feature Physical Layer device with integrated PMD sublayers to support both 10BASE-T and 100BASE-X Ethernet protocols.

This VLSI device is designed for easy implementation of 10/100 Mb/s Ethernet LANs. It interfaces directly to Twisted Pair media through an external transformer or to fiber media via industry standard electrical/optical fiber PMD transceivers. This device also interfaces directly to the MAC layer through the IEEE 802.3u standard Media Independent Interface (MII), ensuring interoperability between products from different vendors.

The DP83843 is designed with National Semiconductor’s advanced CMOS process. Its system architecture is based on the integration of several of National's industry proven core technologies:

IEEE 802.3 ENDEC with AUI/10BASE-T transceiver module to provide the 10 Mb/s functions
Clock Recovery/Generator Modules fromNational's Fast Ethernet and FDDI products
FDDI Stream Cipher scrambler/descrambler for TP-PMD
100BASE-Xphysical codingsub-layer (PCS) andcontrol logic that integrates the core modules into a dual speed Ethernet physical layer controller
ANSI X3T12 Compliant TP-PMD Transceiver technology with Baseline Wander (BLW) compensation

The DP83843BVJE is a full feature Physical Layer device with integrated PMD sublayers to support both 10BASE-T and 100BASE-X Ethernet protocols.

This VLSI device is designed for easy implementation of 10/100 Mb/s Ethernet LANs. It interfaces directly to Twisted Pair media through an external transformer or to fiber media via industry standard electrical/optical fiber PMD transceivers. This device also interfaces directly to the MAC layer through the IEEE 802.3u standard Media Independent Interface (MII), ensuring interoperability between products from different vendors.

The DP83843 is designed with National Semiconductor’s advanced CMOS process. Its system architecture is based on the integration of several of National's industry proven core technologies:

IEEE 802.3 ENDEC with AUI/10BASE-T transceiver module to provide the 10 Mb/s functions
Clock Recovery/Generator Modules fromNational's Fast Ethernet and FDDI products
FDDI Stream Cipher scrambler/descrambler for TP-PMD
100BASE-Xphysical codingsub-layer (PCS) andcontrol logic that integrates the core modules into a dual speed Ethernet physical layer controller
ANSI X3T12 Compliant TP-PMD Transceiver technology with Baseline Wander (BLW) compensation

filter

Find other Ethernet PHYs

Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.

View all 3

Top documentation	Type	Title	Format options	Date
*	Data sheet	DP83843 PHYTER datasheet (Rev. B)		Nov 13, 2013
	Application note	How to Pass IEEE Ethernet Compliance Tests	PDF \| HTML	Sep 20, 2021
	Application note	AN-1506 DP83843 to DP83848C/I/YB PHYTER System Rollover Document (Rev. A)		Apr 26, 2013

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Driver or library

ETHERNET-SW — Ethernet PHY drivers & tools

The drivers for Texas Instruments' Ethernet physical layer (PHY) transceivers support communication through the serial management interface (MDC/MDIO) to configure and read PHY registers. Linux and RTOS drivers can be found on our github.

Supported products & hardware

View options

Support software

USB-2-MDIO — USB-2-MDIO Tool v1.0

The USB-2-MDIO software tool lets Texas Instruments' Ethernet PHYs access the MDIO status and device control registers. The USB-2-MDIO tool includes a LaunchPad™ Development kit for TI's MSP430™ MCUs that is interfaced with a lightweight GUI. The (...)

Supported products & hardware

Download options

Simulation model