Inicio Convertidores de datos Convertidores analógico-digitales (ADC) ADC de alta velocidad (≥ 10 MSPS)
Inicio
Convertidores de datos
Convertidores analógico-digitales (ADC)
ADC de alta velocidad (≥ 10 MSPS)

ADC12DL2500

ACTIVO

Convertidor analógico a digital de 12 bits, 2.5 GSPS de doble canal o 5 GSPS de un solo canal (inter

Haga su pedido ahora
Hoja de datos

ADC12DL2500

ACTIVO
Haga su pedido ahora

Detalles del producto

Sample rate (max) (Msps) 2500, 5000 Resolution (Bits) 12 Number of input channels 1, 2 Interface type DDR LVDS, Parallel LVDS Analog input BW (MHz) 8000 Features Ultra High Speed Rating Catalog Peak-to-peak input voltage range (V) 0.8 Power consumption (typ) (mW) 2948 Architecture Folding Interpolating SNR (dB) 56 ENOB (Bits) 9 SFDR (dB) 65 Operating temperature range (°C) -40 to 85 Input buffer Yes
Sample rate (max) (Msps) 2500, 5000 Resolution (Bits) 12 Number of input channels 1, 2 Interface type DDR LVDS, Parallel LVDS Analog input BW (MHz) 8000 Features Ultra High Speed Rating Catalog Peak-to-peak input voltage range (V) 0.8 Power consumption (typ) (mW) 2948 Architecture Folding Interpolating SNR (dB) 56 ENOB (Bits) 9 SFDR (dB) 65 Operating temperature range (°C) -40 to 85 Input buffer Yes
FCBGA (ACF) 256 289 mm² (0 mm × 0 mm)
  • ADC core:
    • 12-Bit resolution
    • Up to 1GSPS, 3GSPS, 5GSPS in single-channel mode
    • Up to 500MSPS, 1.5GSPS, 2.5GSPS in dual-channel mode
  • Internal dither for low-magnitude, high-order harmonics
  • Low-latency LVDS interface:
    • Total latency: < 10ns
    • Up to 48 data pairs at 1.6Gbps
    • Four DDR data clocks
    • Strobe signals simplify synchronization
  • Noise floor (no input, VFS = 1VPP-DIFF):
    • Dual-channel mode: -143.5, -148, -149.8dBFS/Hz
    • Single-channel mode: -146.2, -150.3, -152.2dBFS/Hz
  • Buffered analog inputs with VCMI of 0V:
    • Analog input bandwidth (–3dB): 8GHz
    • Full-scale input voltage (VFS, default): 0.8VPP
  • Noiseless aperture delay (TAD) adjustment:
    • Precise sampling control: 19fs step
    • Simplifies synchronization and interleaving
    • Temperature and voltage invariant delays
  • Easy-to-use synchronization features:
    • Automatic SYSREF timing calibration
    • Timestamp for sample marking
  • Power consumption: 2.6, 2.8, 3W
  • ADC core:
    • 12-Bit resolution
    • Up to 1GSPS, 3GSPS, 5GSPS in single-channel mode
    • Up to 500MSPS, 1.5GSPS, 2.5GSPS in dual-channel mode
  • Internal dither for low-magnitude, high-order harmonics
  • Low-latency LVDS interface:
    • Total latency: < 10ns
    • Up to 48 data pairs at 1.6Gbps
    • Four DDR data clocks
    • Strobe signals simplify synchronization
  • Noise floor (no input, VFS = 1VPP-DIFF):
    • Dual-channel mode: -143.5, -148, -149.8dBFS/Hz
    • Single-channel mode: -146.2, -150.3, -152.2dBFS/Hz
  • Buffered analog inputs with VCMI of 0V:
    • Analog input bandwidth (–3dB): 8GHz
    • Full-scale input voltage (VFS, default): 0.8VPP
  • Noiseless aperture delay (TAD) adjustment:
    • Precise sampling control: 19fs step
    • Simplifies synchronization and interleaving
    • Temperature and voltage invariant delays
  • Easy-to-use synchronization features:
    • Automatic SYSREF timing calibration
    • Timestamp for sample marking
  • Power consumption: 2.6, 2.8, 3W

The ADC12DL500, ADC12DL1500 and ADC12DL2500 are a family of analog-to-digital converters (ADC) that can sample up to 500MSPS, 1.5GSPS, and 2.5GSPS in dual-channel mode and up to 1GSPS, 3GSPS, and 5GSPS in single-channel mode. Programmable tradeoffs in channel count (dual-channel mode) and sample rate (single-channel mode) allow development of flexible hardware that meets the needs of both high-channel count or wide instantaneous signal bandwidth applications.

The devices uses a low-latency, low-voltage differential signaling (LVDS) interface for latency sensitive applications or when the simplicity of LVDS is preferred. The interface uses up to 48 data pairs, four double data rate (DDR) clocks, and four strobe signals arranged in four 12-bit data buses. The interface supports signaling rates of up to 1.6Gbps. Strobe signals simplify synchronization across buses and between multiple devices. The strobe is generated internally and can be reset at a deterministic time by the SYSREF input. Multi-device synchronization is further eased by innovative synchronization features such as noiseless aperture delay (TAD) adjustment and SYSREF windowing.

The ADC12DL500, ADC12DL1500 and ADC12DL2500 are a family of analog-to-digital converters (ADC) that can sample up to 500MSPS, 1.5GSPS, and 2.5GSPS in dual-channel mode and up to 1GSPS, 3GSPS, and 5GSPS in single-channel mode. Programmable tradeoffs in channel count (dual-channel mode) and sample rate (single-channel mode) allow development of flexible hardware that meets the needs of both high-channel count or wide instantaneous signal bandwidth applications.

The devices uses a low-latency, low-voltage differential signaling (LVDS) interface for latency sensitive applications or when the simplicity of LVDS is preferred. The interface uses up to 48 data pairs, four double data rate (DDR) clocks, and four strobe signals arranged in four 12-bit data buses. The interface supports signaling rates of up to 1.6Gbps. Strobe signals simplify synchronization across buses and between multiple devices. The strobe is generated internally and can be reset at a deterministic time by the SYSREF input. Multi-device synchronization is further eased by innovative synchronization features such as noiseless aperture delay (TAD) adjustment and SYSREF windowing.
filter Buscar otro/a ADC de alta velocidad (≥ 10 MSPS)
Descargar Ver vídeo con transcripción Video

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 3
Documentación principal Tipo Título Opciones de formato Descargar la versión más reciente en inglés Fecha
* Hoja de datos ADC12DLx500 0.5, 1.5, 2.5GSPS Dual-Channel or 1, 3, 5GSPS Single-Channel,12-Bit Analog-to-Digital Converters (ADC) With LVDS Interface datasheet PDF | HTML 31/01/2024
Certificado ADC12DL2500EVM EU Declaration of Conformity (DoC) PDF | HTML 15/11/2023
Artículo técnico So, what are S-parameters anyway? PDF | HTML 23/05/2019

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

ADC12DL2500EVM — Módulo de evaluación ADC12DL2500

El módulo de evaluación (EVM) ADC12DL2500 está diseñado para evaluar la familia ADC12DL2500 de convertidores analógico-digitales (ADC) de alta velocidad. El EVM está poblado con el ADC12DL2500, un ADC de 12 bits, 2.5 GSPS de doble canal o 5 GSPS de un solo canal con interfaz LVDS y permite la (...)
Guía del usuario: PDF | HTML
Productos y hardware compatibles
En inventario
Límite:
??asset.out-of-stock-ti_es_MX??
No disponible
Modelo de simulación

ADC12DL3200 IBIS Model (Rev. A)

SLVMCP2A.ZIP (68 KB) - Modelo IBIS
Productos y hardware compatibles
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
FCBGA (ACF) 256 Ultra Librarian
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos