Inicio Convertidores de datos Convertidores analógico-digitales (ADC) ADC de alta velocidad (≥ 10 MSPS)
Inicio
Convertidores de datos
Convertidores analógico-digitales (ADC)
ADC de alta velocidad (≥ 10 MSPS)
NUEVO

ADC12DL500

ACTIVO

Convertidor analógico a digital de 12 bits, 500 MSPS de doble canal o 1 GSPS de un solo canal (inter

Haga su pedido ahora
Hoja de datos

ADC12DL500

ACTIVO
Hoja de datos Haga su pedido ahora

Detalles del producto

Sample rate (max) (Msps) 500, 1000 Resolution (Bits) 12 Number of input channels 1, 2 Interface type DDR LVDS, Parallel LVDS Analog input BW (MHz) 8000 Features Ultra High Speed Rating Catalog Peak-to-peak input voltage range (V) 0.8 Power consumption (typ) (mW) 2500 Architecture Folding Interpolating SNR (dB) 56.8 ENOB (bit) 9 SFDR (dB) 69 Operating temperature range (°C) -40 to 85 Input buffer Yes
Sample rate (max) (Msps) 500, 1000 Resolution (Bits) 12 Number of input channels 1, 2 Interface type DDR LVDS, Parallel LVDS Analog input BW (MHz) 8000 Features Ultra High Speed Rating Catalog Peak-to-peak input voltage range (V) 0.8 Power consumption (typ) (mW) 2500 Architecture Folding Interpolating SNR (dB) 56.8 ENOB (bit) 9 SFDR (dB) 69 Operating temperature range (°C) -40 to 85 Input buffer Yes
FCBGA (ACF) 256 289 mm² 17 x 17
  • ADC core:
    • 12-Bit resolution
    • Up to 1GSPS, 3GSPS, 5GSPS in single-channel mode
    • Up to 500MSPS, 1.5GSPS, 2.5GSPS in dual-channel mode
  • Internal dither for low-magnitude, high-order harmonics
  • Low-latency LVDS interface:
    • Total latency: < 10ns
    • Up to 48 data pairs at 1.6Gbps
    • Four DDR data clocks
    • Strobe signals simplify synchronization
  • Noise floor (no input, VFS = 1VPP-DIFF):
    • Dual-channel mode: -143.5, -148, -149.8dBFS/Hz
    • Single-channel mode: -146.2, -150.3, -152.2dBFS/Hz
  • Buffered analog inputs with VCMI of 0V:
    • Analog input bandwidth (–3dB): 8GHz
    • Full-scale input voltage (VFS, default): 0.8VPP
  • Noiseless aperture delay (TAD) adjustment:
    • Precise sampling control: 19fs step
    • Simplifies synchronization and interleaving
    • Temperature and voltage invariant delays
  • Easy-to-use synchronization features:
    • Automatic SYSREF timing calibration
    • Timestamp for sample marking
  • Power consumption: 2.6, 2.8, 3W
  • ADC core:
    • 12-Bit resolution
    • Up to 1GSPS, 3GSPS, 5GSPS in single-channel mode
    • Up to 500MSPS, 1.5GSPS, 2.5GSPS in dual-channel mode
  • Internal dither for low-magnitude, high-order harmonics
  • Low-latency LVDS interface:
    • Total latency: < 10ns
    • Up to 48 data pairs at 1.6Gbps
    • Four DDR data clocks
    • Strobe signals simplify synchronization
  • Noise floor (no input, VFS = 1VPP-DIFF):
    • Dual-channel mode: -143.5, -148, -149.8dBFS/Hz
    • Single-channel mode: -146.2, -150.3, -152.2dBFS/Hz
  • Buffered analog inputs with VCMI of 0V:
    • Analog input bandwidth (–3dB): 8GHz
    • Full-scale input voltage (VFS, default): 0.8VPP
  • Noiseless aperture delay (TAD) adjustment:
    • Precise sampling control: 19fs step
    • Simplifies synchronization and interleaving
    • Temperature and voltage invariant delays
  • Easy-to-use synchronization features:
    • Automatic SYSREF timing calibration
    • Timestamp for sample marking
  • Power consumption: 2.6, 2.8, 3W

The ADC12DL500, ADC12DL1500 and ADC12DL2500 are a family of analog-to-digital converters (ADC) that can sample up to 500MSPS, 1.5GSPS, and 2.5GSPS in dual-channel mode and up to 1GSPS, 3GSPS, and 5GSPS in single-channel mode. Programmable tradeoffs in channel count (dual-channel mode) and sample rate (single-channel mode) allow development of flexible hardware that meets the needs of both high-channel count or wide instantaneous signal bandwidth applications.

The devices uses a low-latency, low-voltage differential signaling (LVDS) interface for latency sensitive applications or when the simplicity of LVDS is preferred. The interface uses up to 48 data pairs, four double data rate (DDR) clocks, and four strobe signals arranged in four 12-bit data buses. The interface supports signaling rates of up to 1.6Gbps. Strobe signals simplify synchronization across buses and between multiple devices. The strobe is generated internally and can be reset at a deterministic time by the SYSREF input. Multi-device synchronization is further eased by innovative synchronization features such as noiseless aperture delay (TAD) adjustment and SYSREF windowing.

The ADC12DL500, ADC12DL1500 and ADC12DL2500 are a family of analog-to-digital converters (ADC) that can sample up to 500MSPS, 1.5GSPS, and 2.5GSPS in dual-channel mode and up to 1GSPS, 3GSPS, and 5GSPS in single-channel mode. Programmable tradeoffs in channel count (dual-channel mode) and sample rate (single-channel mode) allow development of flexible hardware that meets the needs of both high-channel count or wide instantaneous signal bandwidth applications.

The devices uses a low-latency, low-voltage differential signaling (LVDS) interface for latency sensitive applications or when the simplicity of LVDS is preferred. The interface uses up to 48 data pairs, four double data rate (DDR) clocks, and four strobe signals arranged in four 12-bit data buses. The interface supports signaling rates of up to 1.6Gbps. Strobe signals simplify synchronization across buses and between multiple devices. The strobe is generated internally and can be reset at a deterministic time by the SYSREF input. Multi-device synchronization is further eased by innovative synchronization features such as noiseless aperture delay (TAD) adjustment and SYSREF windowing.
open-in-new Buscar otro/a ADC de alta velocidad (≥ 10 MSPS)
Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 1
Tipo Título Fecha
* Data sheet ADC12DLx500 0.5, 1.5, 2.5GSPS Dual-Channel or 1, 3, 5GSPS Single-Channel,12-Bit Analog-to-Digital Converters (ADC) With LVDS Interface datasheet PDF | HTML 31 ene 2024

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

ADC12DL2500EVM — Módulo de evaluación ADC12DL2500

El módulo de evaluación (EVM) ADC12DL2500 se utiliza para evaluar el ADC12DL2500, un convertidor de señal analógica a digital (ADC) de muestreo RF de 12 bits, 2.5 GSPS de doble canal o 5 GSPS de canal único con interfaz LVDS. El EVM posee entradas analógicas acopladas a CA de un solo extremo, (...)
Guía del usuario: PDF | HTML
No disponible en TI.com
Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Solicitar
Paquete Pasadores Descargar
FCBGA (ACF) 256 Ver opciones
Se aplican los Términos y condiciones estándar de TI para los elementos de evaluación.

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL) / reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

Ver todos los temas del foro en inglés

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene preguntas sobre la calidad, el paquete o el pedido de productos de TI, consulte el soporte de TI. ​​​​​​​​​​​​​​

Videos