Inicio Convertidores de datos Convertidores analógico-digitales (ADC) ADC de alta velocidad (≥ 10 MSPS)
Inicio
Convertidores de datos
Convertidores analógico-digitales (ADC)
ADC de alta velocidad (≥ 10 MSPS)

ADS5204-Q1

OBSOLETO

Convertidor analógico a digital de dos canales, 10 bits y 40 MSPS: apto para aplicaciones de automoc

Haga su pedido ahora
Hoja de datos
ADS5204-Q1 ya no está en producción
Este producto ya no está en producción. Los nuevos diseños deben considerar un producto alternativo.
open-in-new Comparar alternativas
Misma funcionalidad con diferente configuración de pines que el dispositivo comparado
ADC10DL065 ACTIVO Convertidor analógico a digital (ADC) de dos canales, 10 bits y 65 MSPS This product is an enhanced stereo codec with enhanced digital effects
ADC10040-Q1 ACTIVO Convertidor analógico a digital (ADC) de 10 bits y 40 MSPS: apto para aplicaciones de automoción This product is an enhanced stereo codec with enhanced digital effects

ADS5204-Q1

OBSOLETO
Hoja de datos Haga su pedido ahora

Detalles del producto

Sample rate (max) (Msps) 40 Resolution (Bits) 10 Number of input channels 2 Interface type Parallel CMOS, TTL Analog input BW (MHz) 300 Features Low Power Rating Automotive Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 275 Architecture Pipeline SNR (dB) 60.5 ENOB (Bits) 9.7 SFDR (dB) 75 Operating temperature range (°C) -40 to 85 Input buffer Yes
Sample rate (max) (Msps) 40 Resolution (Bits) 10 Number of input channels 2 Interface type Parallel CMOS, TTL Analog input BW (MHz) 300 Features Low Power Rating Automotive Peak-to-peak input voltage range (V) 2 Power consumption (typ) (mW) 275 Architecture Pipeline SNR (dB) 60.5 ENOB (Bits) 9.7 SFDR (dB) 75 Operating temperature range (°C) -40 to 85 Input buffer Yes
TQFP (PFB) 48 81 mm² (9 mm × 9 mm)
  • Qualified for Automotive Applications
  • 3.3-V Single-Supply Operation
  • Dual Simultaneous Sample-and-Hold Inputs
  • Differential or Single-Ended Analog Inputs
  • Programmable Gain Amplifier: 0 dB to 18 dB
  • Separate Serial Control Interface
  • Single or Dual Parallel Bus Output
  • 60-dB SNR at fIN = 10.5 MHz
  • 73-dB SFDR at fIN = 10.5 MHz
  • Low Power: 275 mW
  • 300-MHz Analog Input Bandwidth
  • 3.3-V TTL/CMOS-Compatible Digital I/O
  • Internal or External Reference
  • Adjustable Reference Input Range
  • Power-Down (Standby) Mode
  • TQFP-48 Package
  • APPLICATIONS
    • Digital Communications (Baseband Sampling)
    • Portable Instrumentation
    • Video Processing
  • Qualified for Automotive Applications
  • 3.3-V Single-Supply Operation
  • Dual Simultaneous Sample-and-Hold Inputs
  • Differential or Single-Ended Analog Inputs
  • Programmable Gain Amplifier: 0 dB to 18 dB
  • Separate Serial Control Interface
  • Single or Dual Parallel Bus Output
  • 60-dB SNR at fIN = 10.5 MHz
  • 73-dB SFDR at fIN = 10.5 MHz
  • Low Power: 275 mW
  • 300-MHz Analog Input Bandwidth
  • 3.3-V TTL/CMOS-Compatible Digital I/O
  • Internal or External Reference
  • Adjustable Reference Input Range
  • Power-Down (Standby) Mode
  • TQFP-48 Package
  • APPLICATIONS
    • Digital Communications (Baseband Sampling)
    • Portable Instrumentation
    • Video Processing

The ADS5204 is a dual 10-bit, 40 MSPS analog-to-digital converter (ADC). It simultaneously converts each analog input signal into a 10-bit, binary coded digital word up to a maximum sampling rate of 40 MSPS per channel. All digital inputs and outputs are 3.3-V TTL/CMOS compatible.

An innovative dual pipeline architecture implemented in a CMOS process and the 3.3-V supply results in very low power dissipation. In order to provide maximum flexibility, both top and bottom voltage references can be set from user-supplied voltages. Alternatively, if no external references are available, the on-chip internal references can be used. Both ADCs share a common reference to improve offset and gain matching. If external reference voltage levels are available, the internal references can be powered down independently from the rest of the chip, resulting in even greater power savings.

The ADS5204 also features dual, onboard programmable gain amplifiers (PGAs) that allow a setting of 0 dB to 18 dB to adjust the gain of each set of inputs in order to match the amplitude of the incoming signal.

The ADS5204 is characterized for operation from –40°C to +85°C and is available in a TQFP-48 package.

The ADS5204 is a dual 10-bit, 40 MSPS analog-to-digital converter (ADC). It simultaneously converts each analog input signal into a 10-bit, binary coded digital word up to a maximum sampling rate of 40 MSPS per channel. All digital inputs and outputs are 3.3-V TTL/CMOS compatible.

An innovative dual pipeline architecture implemented in a CMOS process and the 3.3-V supply results in very low power dissipation. In order to provide maximum flexibility, both top and bottom voltage references can be set from user-supplied voltages. Alternatively, if no external references are available, the on-chip internal references can be used. Both ADCs share a common reference to improve offset and gain matching. If external reference voltage levels are available, the internal references can be powered down independently from the rest of the chip, resulting in even greater power savings.

The ADS5204 also features dual, onboard programmable gain amplifiers (PGAs) that allow a setting of 0 dB to 18 dB to adjust the gain of each set of inputs in order to match the amplitude of the incoming signal.

The ADS5204 is characterized for operation from –40°C to +85°C and is available in a TQFP-48 package.
filter Buscar otro/a ADC de alta velocidad (≥ 10 MSPS)
Descargar

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 1
Documentación principal Tipo Título Opciones de formato Descargar la versión más reciente en inglés Fecha
* Hoja de datos Dual 10-Bit 40-MSPS Low-Power ADC With PGA datasheet (Rev. A) 23/06/2008

Pedidos y calidad